
---------- Begin Simulation Statistics ----------
final_tick                               1311769207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61765                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702392                       # Number of bytes of host memory used
host_op_rate                                    61945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23259.86                       # Real time elapsed on the host
host_tick_rate                               56396261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436638169                       # Number of instructions simulated
sim_ops                                    1440841909                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.311769                       # Number of seconds simulated
sim_ticks                                1311769207500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.149869                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              184701469                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211935452                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19857285                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        275281459                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21141872                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22556500                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1414628                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351030553                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187615                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100250                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10889055                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548178                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31564410                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59436122                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316567621                       # Number of instructions committed
system.cpu0.commit.committedOps            1318671185                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2330827536                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.266898                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1649785060     70.78%     70.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    420383521     18.04%     88.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    103229718      4.43%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87150039      3.74%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25400982      1.09%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5357076      0.23%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6223587      0.27%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1733143      0.07%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31564410      1.35%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2330827536                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143549                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273939263                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172336                       # Number of loads committed
system.cpu0.commit.membars                    4203716                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203722      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742075678     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272578     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186299     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318671185                       # Class of committed instruction
system.cpu0.commit.refs                     558458905                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316567621                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318671185                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.988550                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.988550                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            421311726                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9021211                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180174050                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1411339972                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               932104724                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975337957                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10899746                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13275607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5920738                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351030553                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                239422949                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1403616010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5297982                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1436558907                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39735954                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134080                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         922090718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         205843341                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.548711                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2345574891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613352                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892977                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1325270184     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               759209916     32.37%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146528358      6.25%     95.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                91548260      3.90%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13967817      0.60%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4747170      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   90144      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100890      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2112152      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2345574891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      272485554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10989236                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               334642859                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.521207                       # Inst execution rate
system.cpu0.iew.exec_refs                   590091029                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155988696                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              348248981                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            435353562                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106439                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9409914                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           156554235                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1378044486                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434102333                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8078822                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1364552138                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1949233                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9664529                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10899746                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14199150                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24545045                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35896                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10093                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4498846                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30181226                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3267655                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10093                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       744866                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10244370                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                614556808                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1351294944                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.832982                       # average fanout of values written-back
system.cpu0.iew.wb_producers                511914490                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.516144                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1351389661                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1676355837                       # number of integer regfile reads
system.cpu0.int_regfile_writes              870588167                       # number of integer regfile writes
system.cpu0.ipc                              0.502879                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502879                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205595      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            760993446     55.44%     55.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848429      0.86%     56.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100411      0.15%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439475733     32.02%     88.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          154007296     11.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1372630961                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2850267                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002076                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 462514     16.23%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1979758     69.46%     85.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               407993     14.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1371275580                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5093843930                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1351294893                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1437426829                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1371734175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1372630961                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310311                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59373216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           156955                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           623                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26208922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2345574891                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585200                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.830958                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1351018552     57.60%     57.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          720354542     30.71%     88.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          197339213      8.41%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59920846      2.55%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11252618      0.48%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2781033      0.12%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1674929      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             995020      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             238138      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2345574891                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.524293                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19820604                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1427245                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           435353562                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          156554235                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1889                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2618060445                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5477972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              377512267                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845210053                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14086541                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               945606053                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12230713                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16056                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1715957242                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1398907930                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          911864218                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                966514730                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17563215                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10899746                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             44618915                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                66654098                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1715957198                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        423180                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5865                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31179238                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5865                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3677346344                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2770984698                       # The number of ROB writes
system.cpu0.timesIdled                       33449981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1856                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.214302                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20248781                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23762186                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2729518                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30205479                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1027715                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1040519                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12804                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34589966                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47795                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1943023                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120205                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3448484                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300667                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13458190                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120070548                       # Number of instructions committed
system.cpu1.commit.committedOps             122170724                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    438807425                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.278415                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.036549                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    388097379     88.44%     88.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25320688      5.77%     94.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8985082      2.05%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7197420      1.64%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2083583      0.47%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       998252      0.23%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2361611      0.54%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314926      0.07%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3448484      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    438807425                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798101                       # Number of function calls committed.
system.cpu1.commit.int_insts                116607772                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30176734                       # Number of loads committed
system.cpu1.commit.membars                    4200126                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200126      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76671267     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32276733     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9022454      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122170724                       # Class of committed instruction
system.cpu1.commit.refs                      41299199                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120070548                       # Number of Instructions Simulated
system.cpu1.committedOps                    122170724                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.686962                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.686962                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            346401809                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               836546                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19350571                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             142457152                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22589487                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65836102                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1944281                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1975857                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4970033                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34589966                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20932385                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    416077430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               234302                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     146771683                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5461552                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078135                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22933505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21276496                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.331541                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         441741712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               346152044     78.36%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61143945     13.84%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19695175      4.46%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11255669      2.55%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2961084      0.67%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  476705      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   56805      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     279      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           441741712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         953843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2013435                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30096193                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.295934                       # Inst execution rate
system.cpu1.iew.exec_refs                    44508499                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11432461                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              292553138                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             33774749                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100694                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2342922                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11674982                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          135590357                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33076038                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2090912                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            131008499                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1825533                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5212464                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1944281                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9365210                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        69285                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          663914                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        22313                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1664                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10042                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3598015                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       552517                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1664                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       534280                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1479155                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 73915225                       # num instructions consuming a value
system.cpu1.iew.wb_count                    129804562                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855871                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63261885                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.293214                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129851465                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               166473663                       # number of integer regfile reads
system.cpu1.int_regfile_writes               87223945                       # number of integer regfile writes
system.cpu1.ipc                              0.271226                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.271226                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200222      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83760523     62.93%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35769493     26.87%     92.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9369026      7.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             133099411                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2683926                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020165                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 492599     18.35%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1823211     67.93%     86.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               368114     13.72%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             131583101                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         710765124                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    129804550                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        149011250                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 129289323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                133099411                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301034                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13419632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           140690                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5491852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    441741712                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.301306                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778437                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          359923636     81.48%     81.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50871869     11.52%     92.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20029749      4.53%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5316518      1.20%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3548471      0.80%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             880804      0.20%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             698208      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             348318      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124139      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      441741712                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.300657                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13318959                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1226357                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            33774749                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11674982                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       442695555                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2180826508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              318253817                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81692589                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13887418                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25933805                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3329816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28309                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            177857417                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             139971208                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           94196411                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66427864                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11749568                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1944281                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29161208                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12503822                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       177857405                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20737                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28651239                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   570987725                       # The number of ROB reads
system.cpu1.rob.rob_writes                  274199203                       # The number of ROB writes
system.cpu1.timesIdled                          17651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3726100                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21968                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4089023                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12406729                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7984705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15886551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       194879                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        79687                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     72079191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6122869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    144159829                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6202556                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5031268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3820908                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4080809                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2952851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2952849                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5031268                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23870668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23870668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    755521600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               755521600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              540                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7984834                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7984834    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7984834                       # Request fanout histogram
system.membus.respLayer1.occupancy        42338410814                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33379938700                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       547797700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   552156165.204034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       201000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1144045500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1309030219000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2738988500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    200553390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       200553390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    200553390                       # number of overall hits
system.cpu0.icache.overall_hits::total      200553390                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38869558                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38869558                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38869558                       # number of overall misses
system.cpu0.icache.overall_misses::total     38869558                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 567776665999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 567776665999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 567776665999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 567776665999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    239422948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    239422948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    239422948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    239422948                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162347                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162347                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162347                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162347                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14607.232374                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14607.232374                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14607.232374                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14607.232374                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2978                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.361111                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36903764                       # number of writebacks
system.cpu0.icache.writebacks::total         36903764                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1965761                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1965761                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1965761                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1965761                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36903797                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36903797                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36903797                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36903797                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 505794797000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 505794797000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 505794797000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 505794797000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.154136                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.154136                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.154136                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.154136                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13705.765751                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13705.765751                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13705.765751                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13705.765751                       # average overall mshr miss latency
system.cpu0.icache.replacements              36903764                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    200553390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      200553390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38869558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38869558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 567776665999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 567776665999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    239422948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    239422948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162347                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162347                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14607.232374                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14607.232374                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1965761                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1965761                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36903797                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36903797                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 505794797000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 505794797000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.154136                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.154136                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13705.765751                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13705.765751                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          237456957                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36903764                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.434492                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        515749692                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       515749692                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    504587327                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       504587327                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    504587327                       # number of overall hits
system.cpu0.dcache.overall_hits::total      504587327                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51135086                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51135086                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51135086                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51135086                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1479462978591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1479462978591                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1479462978591                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1479462978591                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555722413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555722413                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555722413                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555722413                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092016                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092016                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092016                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092016                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28932.443344                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28932.443344                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28932.443344                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28932.443344                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8253431                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       271984                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           210754                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3282                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.161444                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.871420                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32546803                       # number of writebacks
system.cpu0.dcache.writebacks::total         32546803                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19499466                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19499466                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19499466                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19499466                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31635620                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31635620                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31635620                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31635620                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 595556748902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 595556748902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 595556748902                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 595556748902                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056927                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056927                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056927                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056927                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18825.512157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18825.512157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18825.512157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18825.512157                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32546803                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    370305642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      370305642                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34234312                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34234312                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 818883293000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 818883293000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    404539954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    404539954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.084625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23919.957644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23919.957644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7247533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7247533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26986779                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26986779                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 421773533500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 421773533500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15628.894930                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15628.894930                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134281685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134281685                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16900774                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16900774                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 660579685591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 660579685591                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182459                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182459                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.111791                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.111791                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39085.765279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39085.765279                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12251933                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12251933                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4648841                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4648841                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 173783215402                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 173783215402                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030750                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030750                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37382.051871                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37382.051871                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2079                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2079                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1827                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1827                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    140930500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    140930500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.467742                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.467742                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77137.657362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77137.657362                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1813                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1813                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       749500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003584                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003584                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       811500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       811500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3858                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.043287                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043287                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4859.281437                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4859.281437                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       644500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       644500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043287                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043287                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3859.281437                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3859.281437                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92270712500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92270712500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434241                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434241                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101172.473778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101172.473778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912013                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912013                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91358695000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91358695000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434240                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434240                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100172.579777                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100172.579777                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999364                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          538329136                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32547391                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.539855                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999364                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1148208277                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1148208277                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36124985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29700437                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18431                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              845451                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66689304                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36124985                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29700437                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18431                       # number of overall hits
system.l2.overall_hits::.cpu1.data             845451                       # number of overall hits
system.l2.overall_hits::total                66689304                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            778812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2845979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6967                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1757445                       # number of demand (read+write) misses
system.l2.demand_misses::total                5389203                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           778812                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2845979                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6967                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1757445                       # number of overall misses
system.l2.overall_misses::total               5389203                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  63345275500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 282773739449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    630717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 187005638453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     533755370402                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  63345275500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 282773739449                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    630717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 187005638453                       # number of overall miss cycles
system.l2.overall_miss_latency::total    533755370402                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36903797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32546416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2602896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             72078507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36903797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32546416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2602896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            72078507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.021104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.087444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.274313                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.675188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.021104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.087444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.274313                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.675188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81335.772304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99359.039350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90529.209129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106407.676174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99041.615319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81335.772304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99359.039350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90529.209129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106407.676174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99041.615319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              36713                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       331                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     110.915408                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1116052                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3820908                       # number of writebacks
system.l2.writebacks::total                   3820908                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         100880                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              163417                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        100880                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             163417                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       778777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2745099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1694975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5225786                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       778777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2745099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1694975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2764332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7990118                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  55555162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 247351476460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    559544500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 164716789460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 468182972420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  55555162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 247351476460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    559544500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 164716789460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 248662303822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 716845276242                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.021103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.273053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.651188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.021103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.273053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.651188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71336.418513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90106.577745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80684.138428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97179.480205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89590.919418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71336.418513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90106.577745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80684.138428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97179.480205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89953.849184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89716.481814                       # average overall mshr miss latency
system.l2.replacements                       14089979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7622546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7622546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7622546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7622546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64266052                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64266052                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64266052                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64266052                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2764332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2764332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 248662303822                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 248662303822                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89953.849184                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89953.849184                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.958333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.523810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5923.913043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4780.701754                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       923000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       211500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1134500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.958333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.523810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.826087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20065.217391                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19227.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19903.508772                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        23500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16785.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        98000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       138000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3758216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           316540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4074756                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1801873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1271437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3073310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 182449846475                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 135268596466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  317718442941                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5560089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1587977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7148066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.324073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.800665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.429950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101255.663676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106390.325644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103379.887789                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45335                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           122357                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1724851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1226102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2950953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 158427234985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118627688471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 277054923456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.310220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.772116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.412832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91849.809047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96751.892152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93886.593062                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36124985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18431                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36143416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       778812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           785779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  63345275500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    630717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  63975992500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36903797                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36929195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.021104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.274313                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81335.772304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90529.209129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81417.284631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       778777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       785712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  55555162000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    559544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  56114706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.021103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.273053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71336.418513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80684.138428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71418.925128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25942221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       528911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26471132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1044106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       486008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1530114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 100323892974                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  51737041987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 152060934961                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26986327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1014919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28001246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.478864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96085.927074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106453.066589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99378.827304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23858                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        17135                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        40993                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1020248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       468873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1489121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  88924241475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46089100989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 135013342464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.461981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87159.437191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98297.622147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90666.468651                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           38                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                81                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          114                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             157                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       809000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       939000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1748000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          157                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           238                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.726115                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.530864                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.659664                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7096.491228                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21837.209302                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11133.757962                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           89                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1735500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       470000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2205500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.566879                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.296296                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.474790                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19517.699115                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                   146562003                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14090104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.401769                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.976956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.342322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.471406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.262662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.921416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.264397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1165829544                       # Number of tag accesses
system.l2.tags.data_accesses               1165829544                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      49841664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     175757312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        443840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     108530112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    176410560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          510983488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     49841664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       443840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      50285504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244538112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244538112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         778776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2746208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1695783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2756415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7984117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3820908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3820908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         37995757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        133984935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           338352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82735676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    134482925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389537645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     37995757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       338352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38334109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186418549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186418549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186418549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        37995757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       133984935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          338352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82735676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    134482925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            575956194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3714327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    778776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2625193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1689254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2756113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004038066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16978193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3498971                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7984117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3820908                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7984117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3820908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 127846                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                106581                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            394937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            397433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            398316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            397511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            742473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            622739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            689577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            422487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            397683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           404470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           392942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           477193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           396927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           682891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           633131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            229588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           231569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           228281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           245574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233433                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 266357171843                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39281355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            413662253093                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33903.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52653.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4432055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1714368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7984117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3820908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3428292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1639768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  733996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  584284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  490176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  251697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  180809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  137313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  107681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   85947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  66390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  55620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 156488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 199402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 229282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 234498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 242147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 239566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5424138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.521895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.314648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.241583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3986663     73.50%     73.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       729643     13.45%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       273193      5.04%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       165939      3.06%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53631      0.99%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26793      0.49%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18298      0.34%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15149      0.28%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154829      2.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5424138                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.564778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.808042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    301.074382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227286    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227291                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.341602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           194130     85.41%     85.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4508      1.98%     87.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18722      8.24%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6437      2.83%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2188      0.96%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              748      0.33%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              275      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              145      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227291                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              502801344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8182144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237715136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               510983488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244538112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    389.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1311769156000                       # Total gap between requests
system.mem_ctrls.avgGap                     111119.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     49841664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    168012352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       443840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    108112256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    176391232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237715136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 37995756.963215649128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 128080725.663778781891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 338352.202096495661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82417132.054839760065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 134468190.739261567593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181217194.793772429228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       778776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2746208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6935                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1695783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2756415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3820908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  23522376158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 134379343659                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    268307285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  94103305396                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 161388920595                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31532316624078                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30204.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48932.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38688.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55492.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58550.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8252571.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19110859740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10157647665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27066297720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9732000960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     103549630080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     343470822870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     214480788000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       727568047035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.646384                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 553994622736                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43802720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 713971864764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19617549840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10426956045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29027477220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9656639820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103549630080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     412076986740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     156707176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       741062416065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.933535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 403007959796                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43802720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 864958527704                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12675140790.697674                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   63731853640.728897                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 521568425500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   221707099500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1090062108000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20898601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20898601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20898601                       # number of overall hits
system.cpu1.icache.overall_hits::total       20898601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33784                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33784                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33784                       # number of overall misses
system.cpu1.icache.overall_misses::total        33784                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1131469000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1131469000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1131469000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1131469000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20932385                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20932385                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20932385                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20932385                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001614                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001614                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001614                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001614                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33491.268056                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33491.268056                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33491.268056                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33491.268056                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25366                       # number of writebacks
system.cpu1.icache.writebacks::total            25366                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8386                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8386                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25398                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25398                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25398                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25398                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    873362500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    873362500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    873362500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    873362500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001213                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001213                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001213                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001213                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34387.058036                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34387.058036                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34387.058036                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34387.058036                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25366                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20898601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20898601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33784                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33784                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1131469000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1131469000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20932385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20932385                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33491.268056                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33491.268056                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25398                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25398                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    873362500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    873362500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34387.058036                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34387.058036                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991207                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20421362                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25366                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           805.068280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359379000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991207                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41890168                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41890168                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32843031                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32843031                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32843031                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32843031                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8317226                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8317226                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8317226                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8317226                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 556310962642                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 556310962642                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 556310962642                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 556310962642                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41160257                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41160257                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41160257                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41160257                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.202069                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.202069                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.202069                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.202069                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66886.599287                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66886.599287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66886.599287                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66886.599287                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4670552                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       234089                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78184                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3138                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.737951                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.598152                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2602741                       # number of writebacks
system.cpu1.dcache.writebacks::total          2602741                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6487225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6487225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6487225                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6487225                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1830001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1830001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1830001                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1830001                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 127078589249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 127078589249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 127078589249                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 127078589249                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044460                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044460                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044460                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044460                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69441.814102                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69441.814102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69441.814102                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69441.814102                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2602741                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27557481                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27557481                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4580756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4580756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 298749389000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 298749389000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32138237                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32138237                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142533                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142533                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65218.358935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65218.358935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3565604                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3565604                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1015152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1015152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59491961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59491961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58603.993294                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58603.993294                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5285550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5285550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3736470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3736470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 257561573642                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 257561573642                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.414150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.414150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68931.792211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68931.792211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2921621                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2921621                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       814849                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       814849                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67586628249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67586628249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090318                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090318                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82943.745711                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82943.745711                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          371                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          371                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          121                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          121                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4142000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4142000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.245935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.245935                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34231.404959                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34231.404959                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           77                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.089431                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.089431                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69340.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69340.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       500000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       500000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230942                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230942                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4854.368932                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4854.368932                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       397000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       397000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230942                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230942                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3854.368932                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3854.368932                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773690                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773690                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74935948500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74935948500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368424                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368424                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96855.263090                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96855.263090                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773690                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773690                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74162258500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74162258500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95855.263090                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95855.263090                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.691142                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36770083                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2603584                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.122872                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359390500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.691142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.896598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.896598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89126000                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89126000                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1311769207500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64931164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11443454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64456128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10269071                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4747601                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7148827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7148827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36929195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28001970                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          238                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110711357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97641243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        76162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7809582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             216238344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4723683840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4165966016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3248896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    333160768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9226059520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18839603                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244633152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90918628                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               84520868     92.96%     92.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6317096      6.95%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80386      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    278      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90918628                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       144158714248                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48840597074                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55357607665                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3907897095                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38125443                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1441311282500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436887                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707392                       # Number of bytes of host memory used
host_op_rate                                   438145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3626.31                       # Real time elapsed on the host
host_tick_rate                               35722858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584286774                       # Number of instructions simulated
sim_ops                                    1588847216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129542                       # Number of seconds simulated
sim_ticks                                129542075000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.653313                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               42050215                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42196505                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7089008                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         43147539                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21883                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36450                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14567                       # Number of indirect misses.
system.cpu0.branchPred.lookups               43377773                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8897                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41567                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3624252                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21487670                       # Number of branches committed
system.cpu0.commit.bw_lim_events               270634                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         398296                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26097763                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74168892                       # Number of instructions committed
system.cpu0.commit.committedOps              74345103                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    245039169                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.303401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.771289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    203454440     83.03%     83.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18286936      7.46%     90.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15633798      6.38%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7134722      2.91%     99.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       135092      0.06%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        73410      0.03%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        37044      0.02%     99.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        13093      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       270634      0.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    245039169                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27627681                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               47159                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70470456                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11798467                       # Number of loads committed
system.cpu0.commit.membars                     283239                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       283434      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40957194     55.09%     55.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2526      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         66016      0.09%     55.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        101249      0.14%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        34826      0.05%     60.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3442555      4.63%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1550575      2.09%     67.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923137      5.28%     72.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10289459     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285626     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74345103                       # Class of committed instruction
system.cpu0.commit.refs                      26048797                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74168892                       # Number of Instructions Simulated
system.cpu0.committedOps                     74345103                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.467089                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.467089                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            156227284                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3465671                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            33183210                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115060221                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                35117952                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 52378654                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3627313                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3513940                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3525313                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   43377773                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24186772                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    214186428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2938936                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          189                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     134159402                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14184212                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168687                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          29597503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          42072098                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.521716                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         250876516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.536482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.893231                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               172489121     68.75%     68.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31568864     12.58%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                39048505     15.56%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7011562      2.79%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  436628      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21640      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  126927      0.05%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  112152      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   61117      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           250876516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26739250                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17354297                       # number of floating regfile writes
system.cpu0.idleCycles                        6273664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3723831                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27617003                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.346831                       # Inst execution rate
system.cpu0.iew.exec_refs                    29800049                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14308279                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18394206                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15629100                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            149722                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6013512                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14467047                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          100414563                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15491770                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4235443                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             89187735                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                176365                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             62790819                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3627313                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             62996261                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       233872                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            4347                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1197                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3830633                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       216728                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1197                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       165142                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3558689                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 55322691                       # num instructions consuming a value
system.cpu0.iew.wb_count                     88302848                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.693808                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 38383327                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.343390                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      88316239                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               109637891                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28902216                       # number of integer regfile writes
system.cpu0.ipc                              0.288426                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.288426                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           285374      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             51126968     54.73%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2842      0.00%     55.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  623      0.00%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              70230      0.08%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620808      3.88%     58.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             171533      0.18%     59.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          34836      0.04%     59.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3442719      3.69%     62.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4468668      4.78%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2872472      3.07%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3934423      4.21%     74.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13051695     13.97%     88.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10339986     11.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93423177                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               35569835                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           72037667                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     31309904                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          49834663                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     526210                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005633                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31636      6.01%      6.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    18      0.00%      6.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     73      0.01%      6.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      6.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  262      0.05%      6.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1513      0.29%      6.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                13684      2.60%      8.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              337393     64.12%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     73.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 96268     18.29%     91.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28855      5.48%     96.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13252      2.52%     99.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3255      0.62%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58094178                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         367540186                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56992944                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         76650638                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  99918818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93423177                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             495745                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26069544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1328772                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         97449                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12387312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    250876516                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.372387                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.730250                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          187419252     74.71%     74.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           39547996     15.76%     90.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18856824      7.52%     97.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4401205      1.75%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             440582      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             110113      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              70032      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19263      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11249      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      250876516                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.363302                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4137681                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3506434                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15629100                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14467047                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11971582                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7052596                       # number of misc regfile writes
system.cpu0.numCycles                       257150180                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1933971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               86539495                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38462300                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5459670                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40352004                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18683826                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               153818                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            171789321                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113492338                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           65118408                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50320633                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32253648                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3627313                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51795578                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                26656175                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         47003294                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       124786027                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18241493                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            107159                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22216430                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        107843                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   345191771                       # The number of ROB reads
system.cpu0.rob.rob_writes                  206723657                       # The number of ROB writes
system.cpu0.timesIdled                          67180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1902                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.800200                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               42203375                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            42287866                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7086849                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         43282111                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             17159                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          25419                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8260                       # Number of indirect misses.
system.cpu1.branchPred.lookups               43404494                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3925                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41776                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3615748                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21379330                       # Number of branches committed
system.cpu1.commit.bw_lim_events               259667                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         406441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26061980                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73479713                       # Number of instructions committed
system.cpu1.commit.committedOps              73660204                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    243116240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.302983                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.767632                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    201788305     83.00%     83.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18178646      7.48%     90.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15603906      6.42%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7094710      2.92%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        91913      0.04%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        60987      0.03%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27049      0.01%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11057      0.00%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       259667      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    243116240                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27648426                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30315                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69772067                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11730008                       # Number of loads committed
system.cpu1.commit.membars                     289881                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       289881      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40661857     55.20%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            432      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         69783      0.09%     55.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407665      4.63%     60.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        107601      0.15%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        37784      0.05%     60.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3445432      4.68%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1478763      2.01%     67.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3580653      4.86%     72.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10293021     13.97%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287098     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73660204                       # Class of committed instruction
system.cpu1.commit.refs                      25639535                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73479713                       # Number of Instructions Simulated
system.cpu1.committedOps                     73660204                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.418563                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.418563                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            155406045                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3471911                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33220124                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             114268674                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                34347771                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52072419                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3618214                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3556363                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3503647                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   43404494                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24226249                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    213177235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              3001349                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     133389302                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               14178630                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.172792                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28681546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          42220534                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.531019                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         248948096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.537810                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.893982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               171108900     68.73%     68.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30979069     12.44%     81.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                39263858     15.77%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6892331      2.77%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  363229      0.15%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   15882      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  160509      0.06%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  106873      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   57445      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           248948096                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26767933                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                17382261                       # number of floating regfile writes
system.cpu1.idleCycles                        2246908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3645100                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27432663                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.352230                       # Inst execution rate
system.cpu1.iew.exec_refs                    29396596                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13966212                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18437181                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15532936                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            155874                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6064912                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14121817                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99695764                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15430384                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4226724                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             88478404                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                177155                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             62324269                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3618214                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             62531753                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       229152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1324                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          921                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3802928                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       212290                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           921                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80323                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3564777                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 55045377                       # num instructions consuming a value
system.cpu1.iew.wb_count                     87577358                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.695202                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38267664                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.348643                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      87589431                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108605634                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28659835                       # number of integer regfile writes
system.cpu1.ipc                              0.292521                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.292521                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           291456      0.31%      0.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50798836     54.80%     55.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 453      0.00%     55.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     55.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              74094      0.08%     55.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3620640      3.91%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             180185      0.19%     59.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          37796      0.04%     59.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3445654      3.72%     63.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4472194      4.82%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2785249      3.00%     70.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3587789      3.87%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13067110     14.10%     88.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10343480     11.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92705128                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               35615391                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           72124096                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     31340801                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          49888810                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     504639                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005443                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  31999      6.34%      6.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      6.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  307      0.06%      6.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             2039      0.40%      6.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                15406      3.05%      9.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              339227     67.22%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     77.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96593     19.14%     96.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1809      0.36%     96.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13926      2.76%     99.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3332      0.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              57302920                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         364069261                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     56236557                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         75843413                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  99183343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92705128                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             512421                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26035560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1330366                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        105980                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12378425                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    248948096                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.372387                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.726844                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          185765297     74.62%     74.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39418732     15.83%     90.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18895610      7.59%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4291646      1.72%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             397854      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              85302      0.03%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              63843      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19242      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              10570      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      248948096                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.369056                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4117256                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3505611                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15532936                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14121817                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               12006331                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7068307                       # number of misc regfile writes
system.cpu1.numCycles                       251195004                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7792151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               86333843                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38213105                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5257209                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39495910                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18647392                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               176257                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            170810814                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             112804830                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           64950974                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50077808                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31420177                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3618214                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50927113                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                26737869                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         47119526                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       123691288                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      18495208                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            113579                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21995069                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        114204                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   342566524                       # The number of ROB reads
system.cpu1.rob.rob_writes                  205276872                       # The number of ROB writes
system.cpu1.timesIdled                          28367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2306710                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                87667                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2526738                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6053442                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3447892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6855372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32816                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3516297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3126610                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7032492                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3159426                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2752972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2418565                       # Transaction distribution
system.membus.trans_dist::CleanEvict           989440                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5938                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3353                       # Transaction distribution
system.membus.trans_dist::ReadExReq            684739                       # Transaction distribution
system.membus.trans_dist::ReadExResp           684702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2752973                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           364                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10293046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10293046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    374799296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               374799296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7648                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3447367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3447367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3447367                       # Request fanout histogram
system.membus.respLayer1.occupancy        17843152447                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17098633374                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   129542075000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   129542075000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                782                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          391                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2473608.695652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7347472.178803                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          391    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     95637000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            391                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   128574894000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    967181000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24113086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24113086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24113086                       # number of overall hits
system.cpu0.icache.overall_hits::total       24113086                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73686                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73686                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73686                       # number of overall misses
system.cpu0.icache.overall_misses::total        73686                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5002704996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5002704996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5002704996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5002704996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24186772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24186772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24186772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24186772                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003047                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67892.204706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67892.204706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67892.204706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67892.204706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4588                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.951220                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67598                       # number of writebacks
system.cpu0.icache.writebacks::total            67598                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6087                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6087                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6087                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6087                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67599                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67599                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4587769996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4587769996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4587769996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4587769996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002795                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002795                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002795                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002795                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67867.424015                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67867.424015                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67867.424015                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67867.424015                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67598                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24113086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24113086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73686                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73686                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5002704996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5002704996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24186772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24186772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67892.204706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67892.204706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6087                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6087                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4587769996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4587769996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67867.424015                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67867.424015                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24180913                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67630                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           357.547139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48441142                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48441142                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17156512                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17156512                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17156512                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17156512                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11682752                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11682752                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11682752                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11682752                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 761115180677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 761115180677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 761115180677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 761115180677                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28839264                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28839264                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28839264                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28839264                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.405099                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.405099                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.405099                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.405099                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65148.620862                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65148.620862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65148.620862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65148.620862                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25359651                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          484                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           345480                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.404107                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    48.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1726840                       # number of writebacks
system.cpu0.dcache.writebacks::total          1726840                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9978895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9978895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9978895                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9978895                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1703857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1703857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1703857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1703857                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 130728616165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 130728616165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 130728616165                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 130728616165                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059081                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76725.110244                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76725.110244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76725.110244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76725.110244                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1726840                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11448816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11448816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3253078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3253078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 197933533500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 197933533500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14701894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14701894                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.221269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.221269                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 60845.000796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60845.000796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2482806                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2482806                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       770272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       770272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  59396562000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  59396562000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.052393                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052393                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77111.152943                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77111.152943                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5707696                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5707696                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8429674                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8429674                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 563181647177                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 563181647177                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137370                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137370                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.596269                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.596269                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66809.421951                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66809.421951                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7496089                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7496089                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933585                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933585                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  71332054165                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  71332054165                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76406.598398                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76406.598398                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71543                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71543                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1017                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1017                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39590000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39590000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.014016                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014016                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38928.220256                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38928.220256                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          570                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          570                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          447                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          447                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006160                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006160                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17684.563758                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17684.563758                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69447                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69447                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1869                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1869                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12310500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12310500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71316                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71316                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026207                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026207                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6586.677368                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6586.677368                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1866                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1866                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     10492500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10492500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026165                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026165                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5622.990354                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5622.990354                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       841000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       841000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       793000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       793000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9742                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9742                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31825                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31825                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2920564848                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2920564848                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41567                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41567                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.765631                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.765631                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 91769.516041                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 91769.516041                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31810                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31810                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2888717348                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2888717348                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.765271                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.765271                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 90811.611066                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 90811.611066                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949214                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19046770                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1733043                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.990362                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949214                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998413                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998413                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         59782425                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        59782425                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              592034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12693                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              570132                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1190760                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15901                       # number of overall hits
system.l2.overall_hits::.cpu0.data             592034                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12693                       # number of overall hits
system.l2.overall_hits::.cpu1.data             570132                       # number of overall hits
system.l2.overall_hits::total                 1190760                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51698                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1132564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18703                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1108893                       # number of demand (read+write) misses
system.l2.demand_misses::total                2311858                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51698                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1132564                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18703                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1108893                       # number of overall misses
system.l2.overall_misses::total               2311858                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4302412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 124155305342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1662523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 121897500815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     252017741157                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4302412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 124155305342                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1662523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 121897500815                       # number of overall miss cycles
system.l2.overall_miss_latency::total    252017741157                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1724598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1679025                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3502618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1724598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1679025                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3502618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.764775                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.656712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.595713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.660439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.660037                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.764775                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.656712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.595713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.660439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.660037                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83222.020194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109623.213648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88890.712720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109927.198400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109010.908610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83222.020194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109623.213648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88890.712720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109927.198400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109010.908610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               6659                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        80                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      83.237500                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    529264                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2418565                       # number of writebacks
system.l2.writebacks::total                   2418565                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         231986                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         224623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              458152                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        231986                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        224623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             458152                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       900578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       884270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1853706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       900578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       884270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1584607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3438313                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3743920503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95039935889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1429705002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  93545382876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 193758944270                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3743920503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95039935889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1429705002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  93545382876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 179512452858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373271397128                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.753798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.522196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.570200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.526657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529234                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.753798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.522196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.570200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.526657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73473.594925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105532.153671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79862.864596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105788.257971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104525.175119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73473.594925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105532.153671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79862.864596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105788.257971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 113285.157050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108562.366814                       # average overall mshr miss latency
system.l2.replacements                        6556713                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2452048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2452048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2452048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2452048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       991723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           991723                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       991723                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       991723                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1584607                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1584607                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 179512452858                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 179512452858                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 113285.157050                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 113285.157050                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  471                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           608                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1382                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2034500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2943500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4978000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1000                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.712778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.774000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.745818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3346.217105                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3802.971576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3602.026049                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          608                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          773                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1381                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12030500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15354500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     27385000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.712778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.773000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.745278                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19787.006579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.518758                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19829.833454                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           133                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                268                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       786000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       411000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1197000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          261                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            532                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.490421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.501845                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.496241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6140.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3022.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4534.090909                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          128                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          264                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2574000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2709499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5283499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.490421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.501845                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.496241                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20109.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19922.786765                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20013.253788                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           383309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           365069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                748378                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         576234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         556113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1132347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  68283458849                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66173249822                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  134456708671                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       959543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       921182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1880725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.600530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.603695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.602080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118499.531178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118992.452653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118741.612484                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       231161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       223792                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           454953                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       345073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       332321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         677394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44784384394                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  43401648879                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  88186033273                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.359622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.360755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 129782.348645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 130601.583647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130184.255061                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18703                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            70401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4302412000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1662523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5964935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.764775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.595713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.711157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83222.020194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88890.712720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84727.986818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          801                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1543                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3743920503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1429705002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5173625505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.753798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.570200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.695570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73473.594925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79862.864596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75134.704827                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       208725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       205063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            413788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       556330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       552780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1109110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55871846493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55724250993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111596097486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       765055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       757843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.727176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.729412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100429.325208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100807.284983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100617.700215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          825                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          831                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       555505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       551949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1107454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  50255551495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  50143733997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 100399285492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.726098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.728316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.727202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90468.225300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90848.491431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90657.747854                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          585                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               622                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          485                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             508                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9829996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       222998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10052994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1070                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           60                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.453271                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.383333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.449558                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20268.032990                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9695.565217                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19789.358268                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          143                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          342                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          361                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6800487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       386997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7187484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.319626                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.316667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.319469                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19884.464912                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20368.263158                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19909.927978                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999451                       # Cycle average of tags in use
system.l2.tags.total_refs                     8073930                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6557543                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.231243                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.139647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.711711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.518836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.223146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.393390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.012722                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.146772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.265824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62156719                       # Number of tag accesses
system.l2.tags.data_accesses                 62156719                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3261120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57875008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1145728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56823104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    100906176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          220011136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3261120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1145728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4406848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    154788160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       154788160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         904297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         887861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1576659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3437674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2418565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2418565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         25174215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        446766103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8844447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        438645930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    778945188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1698375883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     25174215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8844447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34018662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1194887144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1194887144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1194887144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        25174215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       446766103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8844447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       438645930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    778945188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2893263027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2416891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    899910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    885023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1576592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004969063750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       145659                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       145659                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6170728                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2289926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3437675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2418565                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3437675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2418565                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1674                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            207124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            209972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            225344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            228517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            226926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            237152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            209049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            219954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            207461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           205613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           207904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           222112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           205032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            151831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            151987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149003                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 181292266685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17151915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            245611947935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52848.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71598.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2582459                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2129037                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3437675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2418565                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  675131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  487107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  356598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  364033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  342847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  239362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  184764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  149927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  125159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  109824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  96736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  87267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  72946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  38164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  26932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  83314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 124709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 147068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 178220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 182491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 180330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 177419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  48123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  39072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  31095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  25719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  21046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1135779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.487761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.638539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.626314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       690675     60.81%     60.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       105872      9.32%     70.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23590      2.08%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12300      1.08%     73.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7284      0.64%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5886      0.52%     74.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5318      0.47%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5956      0.52%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       278898     24.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1135779                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       145659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.550361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.314039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.009309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       145643     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        145659                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       145659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.592830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.545939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.327016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           114779     78.80%     78.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2964      2.03%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14099      9.68%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7344      5.04%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2847      1.95%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1684      1.16%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              984      0.68%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              558      0.38%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              202      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              117      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               42      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               22      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        145659                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              219544512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  466688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154681280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               220011200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154788160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1694.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1194.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1698.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1194.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  129542103000                       # Total gap between requests
system.mem_ctrls.avgGap                      22120.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3261184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57594240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1145728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56641472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    100901888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154681280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25174708.680558033288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 444598714.355934143066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8844446.871798217297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 437243822.132693171501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 778912087.057428956032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1194062083.689797163010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       904297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       887861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1576659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2418565                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1634866790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  57529625319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    684711050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56711660860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 129051083916                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3222294947035                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32083.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63618.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38247.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63874.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     81850.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1332316.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3859241400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2051231655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11897703300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6249378780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10225765680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      55519786950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2990652000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        92793759765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        716.321394                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6830092985                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4325620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 118386362015                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4250242080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2259049650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12595231320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6366813120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10225765680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55529215320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2982712320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        94209029490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        727.246568                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6809178246                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4325620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118407276754                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1270                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6202658.018868                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11539542.989072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          636    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56673500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   125597184500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3944890500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24192305                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24192305                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24192305                       # number of overall hits
system.cpu1.icache.overall_hits::total       24192305                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33944                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33944                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33944                       # number of overall misses
system.cpu1.icache.overall_misses::total        33944                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2029326000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2029326000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2029326000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2029326000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24226249                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24226249                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24226249                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24226249                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001401                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001401                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001401                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001401                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59784.527457                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59784.527457                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59784.527457                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59784.527457                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1433                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.320000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31396                       # number of writebacks
system.cpu1.icache.writebacks::total            31396                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2548                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2548                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2548                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2548                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31396                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31396                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31396                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31396                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1854400000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1854400000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1854400000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1854400000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001296                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001296                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001296                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001296                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59064.849025                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59064.849025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59064.849025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59064.849025                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31396                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24192305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24192305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33944                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33944                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2029326000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2029326000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24226249                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24226249                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001401                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59784.527457                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59784.527457                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2548                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2548                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31396                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31396                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1854400000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1854400000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59064.849025                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59064.849025                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24726338                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31428                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           786.761423                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48483894                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48483894                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16988532                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16988532                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16988532                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16988532                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11424268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11424268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11424268                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11424268                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 746707086791                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 746707086791                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 746707086791                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 746707086791                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     28412800                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28412800                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     28412800                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28412800                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.402082                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.402082                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.402082                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.402082                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65361.481960                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65361.481960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65361.481960                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65361.481960                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     24919440                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          431                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           332832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.870926                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1678284                       # number of writebacks
system.cpu1.dcache.writebacks::total          1678284                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9768528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9768528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9768528                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9768528                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1655740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1655740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1655740                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1655740                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128060059824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128060059824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128060059824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128060059824                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.058274                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.058274                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.058274                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.058274                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77343.097240                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77343.097240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77343.097240                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77343.097240                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1678284                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11377927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11377927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3240331                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3240331                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 197621902500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 197621902500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14618258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14618258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.221663                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.221663                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60988.183769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60988.183769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2478231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2478231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       762100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       762100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59185350500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59185350500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.052133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77660.871933                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77660.871933                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5610605                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5610605                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8183937                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8183937                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 549085184291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 549085184291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13794542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13794542                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.593274                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.593274                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67093.036553                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67093.036553                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      7290297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7290297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893640                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893640                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  68874709324                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  68874709324                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77072.097628                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77072.097628                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        73491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        73491                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          869                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          869                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28370500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28370500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        74360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        74360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011686                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011686                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32647.295742                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32647.295742                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          246                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          246                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008378                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008378                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33773.675762                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33773.675762                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        71283                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        71283                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1849                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1849                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12461500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12461500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        73132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        73132                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.025283                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025283                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6739.588967                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6739.588967                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1846                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1846                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10658500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10658500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.025242                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.025242                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5773.835320                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5773.835320                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       947000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       947000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       904000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       904000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9696                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9696                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        32080                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        32080                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2969193848                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2969193848                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41776                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41776                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.767905                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.767905                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92555.917955                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92555.917955                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        32078                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        32078                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2937113848                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2937113848                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.767857                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.767857                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91561.626286                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91561.626286                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.834614                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18838227                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1685360                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.177569                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.834614                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994832                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994832                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         58889468                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        58889468                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 129542075000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4870613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1052068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4138148                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2830715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3621                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9996                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           91                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           91                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1883678                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1883678                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98995                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1533445                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1130                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       202795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5191629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5048970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10537582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8652544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    220891840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4018688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214867776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448430848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9408630                       # Total snoops (count)
system.tol2bus.snoopTraffic                 155657984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12915354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.253807                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.440989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9670171     74.87%     74.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3212363     24.87%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32819      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12915354                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7020915890                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2606289832                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101833125                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2535826757                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47536114                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
