{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515646074211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515646074219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 05:47:53 2018 " "Processing started: Thu Jan 11 05:47:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515646074219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646074219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gestos -c Gestos " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gestos -c Gestos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646074220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515646076301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515646076301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comp " "Found design unit 1: sumador-comp" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/sumador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132032 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSost-sol " "Found design unit 1: RegSost-sol" {  } { { "RegSost.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/RegSost.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132044 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSost " "Found entity 1: RegSost" {  } { { "RegSost.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/RegSost.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4a1-sol " "Found design unit 1: Mux4a1-sol" {  } { { "Mux4a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux4a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4a1 " "Found entity 1: Mux4a1" {  } { { "Mux4a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux4a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2a1-sol " "Found design unit 1: Mux2a1-sol" {  } { { "Mux2a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux2a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132062 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2a1 " "Found entity 1: Mux2a1" {  } { { "Mux2a1.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Mux2a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes " "Found design unit 1: componentes" {  } { { "componentes.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/componentes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-sol " "Found design unit 1: comparador-sol" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/comparador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132091 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7Seg-sol " "Found design unit 1: BCD7Seg-sol" {  } { { "BCD7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/BCD7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132101 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg " "Found entity 1: BCD7Seg" {  } { { "BCD7seg.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/BCD7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador-sol " "Found design unit 1: Controlador-sol" {  } { { "Controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Controlador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132124 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gestos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Gestos " "Found entity 1: Gestos" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515646132172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646132172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gestos " "Elaborating entity \"Gestos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515646132484 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 712 1704 1704 728 "" "" } { 712 1704 1736 712 "" "" } { 712 1736 1760 712 "" "" } { 712 1784 1792 712 "" "" } { 712 1760 1784 712 "" "" } { 712 1720 1737 784 "num1\[3..2\]" "" } { 712 1744 1761 784 "num2\[3..1\]" "" } { 712 1768 1785 792 "num3\[3..1\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1515646132627 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst39 " "Primitive \"GND\" of instance \"inst39\" not used" {  } { { "Gestos.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 496 1256 1288 528 "inst39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1515646132673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador Controlador:inst43 " "Elaborating entity \"Controlador\" for hierarchy \"Controlador:inst43\"" {  } { { "Gestos.bdf" "inst43" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 528 2096 2288 736 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646132916 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y Controlador.vhd(48) " "VHDL Process Statement warning at Controlador.vhd(48): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlador.vhd" "" { Text "C:/intelFPGA_lite/17.0/Gestos/Controlador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515646132994 "|Gestos|Controlador:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst3 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst3\"" {  } { { "Gestos.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 344 288 440 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646133420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2a1 Mux2a1:inst29 " "Elaborating entity \"Mux2a1\" for hierarchy \"Mux2a1:inst29\"" {  } { { "Gestos.bdf" "inst29" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 584 968 1144 696 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646133494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst7 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst7\"" {  } { { "Gestos.bdf" "inst7" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 536 736 896 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646133526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg BCD7Seg:inst38 " "Elaborating entity \"BCD7Seg\" for hierarchy \"BCD7Seg:inst38\"" {  } { { "Gestos.bdf" "inst38" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 288 2032 2192 368 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646133652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSost RegSost:inst37 " "Elaborating entity \"RegSost\" for hierarchy \"RegSost:inst37\"" {  } { { "Gestos.bdf" "inst37" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 288 1792 1968 400 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646133686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4a1 Mux4a1:inst31 " "Elaborating entity \"Mux4a1\" for hierarchy \"Mux4a1:inst31\"" {  } { { "Gestos.bdf" "inst31" { Schematic "C:/intelFPGA_lite/17.0/Gestos/Gestos.bdf" { { 336 1576 1752 480 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515646133766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515646137344 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515646137344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515646137344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515646137344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515646140466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 05:49:00 2018 " "Processing ended: Thu Jan 11 05:49:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515646140466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515646140466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515646140466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515646140466 ""}
