// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ6018 CP01 board device tree source
 *
 * Copyright (c) 2019-2020 The Linux Foundation. All rights reserved.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include "ipq6018.dtsi"

/ {
	model = "Siklu cTU 100";
	compatible = "siklu,ipq6018-ctu", "qcom,ipq6018";

	aliases {
		serial0 = &blsp1_uart3;
		ethernet0 = &sgmii;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " swiotlb=1";
	};

	/*
	* +=========+==============+========================+
	* |        |              |                         |
	* | Region | Start Offset |          Size           |
	* |        |              |                         |
	* +--------+--------------+-------------------------+
	* |        |              |                         |
	* |        |              |                         |
	* |        |              |                         |
	* |        |              |                         |
	* | Linux  |  0x41000000  |         139MB           |
	* |        |              |                         |
	* |        |              |                         |
	* |        |              |                         |
	* +--------+--------------+-------------------------+
	* | TZ App |  0x49B00000  |           6MB           |
	* +--------+--------------+-------------------------+
	*
	* From the available 145 MB for Linux in the first 256 MB,
	* we are reserving 6 MB for TZAPP.
	*
	* Refer arch/arm64/boot/dts/qcom/ipq6018-memory.dtsi
	* for memory layout.
	*/

	/* TZApp is enabled in default memory profile only. */
	/* This below reservation must be updated when LM support is added. */
	reserved-memory {
		tzapp:tzapp@49B00000 {  /* TZAPPS */
			no-map;
			reg = <0x0 0x49B00000 0x0 0x00600000>;
		};
	};

	i2c-gpio {
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-0 = <&i2c_gpio_pins>;
		pinctrl-names = "default";
		scl-gpios = <&tlmm 46 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		sda-gpios = <&tlmm 47 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		status = "okay";

		rtc@68 {
			compatible = "nxp,pcf8523";
			reg = <0x68>;
		};

		temperature-sensor@4c {
			compatible = "ti,tmp421";
			reg = <0x4c>;
		};
	};
};

&blsp1_uart3 {
	pinctrl-0 = <&serial_3_pins>;
	pinctrl-names = "default";
	status = "ok";
};

&spi_0 {
	cs-select = <0>;
	status = "ok";

	m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0>;
		compatible = "n25q128a11";
		spi-max-frequency = <50000000>;

		partitions {
			compatible = "qcom,smem-part";
		};
	};
};

&tlmm {
	i2c_gpio_pins: i2c-gpio-pins {
		pins = "gpio46", "gpio47";
		function = "gpio";
		drive-strength = <8>;
	};

	spi_0_pins: spi-0-pins {
		pins = "gpio38", "gpio39", "gpio40", "gpio41";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-pull-down;
	};

	mdio_pins: mdio_pinmux {
		mux_0 {
			pins = "gpio64";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};
		mux_1 {
			pins = "gpio65";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
		mux_2 {
			pins = "gpio74";
			function = "gpio";
			bias-pull-up;
		};
		mux_3 {
			pins = "gpio77";
			function = "gpio";
			bias-pull-up;
		};
	};
};

&soc {
	sgmii: dp2 {
		device_type = "network";
		compatible = "qcom,nss-dp";
		qcom,id = <3>;
		reg = <0x0 0x3a001600 0x0 0x200>;
		qcom,mactype = <0>;
		local-mac-address = [000000000000];
		qcom,link-poll = <1>;
		mdio-bus = <&mdio>;
		qcom,phy-mdio-addr = <4>;
		phy-mode = "sgmii";
	};

	ess-switch@3a000000 {
		switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
		switch_lan_bmp = <0x18>; /* lan port bitmap */
		switch_wan_bmp = <0x20>; /* wan port bitmap */
		switch_inner_bmp = <0xc0>; /*inner port bitmap*/
		switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
		switch_mac_mode1 = <0xf>; /* mac mode for uniphy instance1*/
		switch_mac_mode2 = <0xff>; /* mac mode for uniphy instance2*/
		mdio-bus = <&mdio>;
		qcom,port_phyinfo {
			port@4 {
				port_id = <3>;
				phy_address = <4>;
			};
		};
	};
};

&mdio {
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	phy-reset-gpio = <&tlmm 74 0>;
	status = "okay";
	phy1: ethernet-phy@4 {
		reg = <4>;
	};
};

&qpic_bam {
	status = "ok";
};

&qpic_nand {
	status = "ok";

	nand@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		nand-ecc-strength = <8>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&pcie_phy {
	status = "ok";
};

&pcie0 {
	perst-gpio = <&tlmm 60 1>;

	status = "ok";
};
