<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFDK/SRA/LIB/SHELL/LIB/hdl/mmio/dpAsymRam.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('dpAsymRam_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dpAsymRam.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dpAsymRam_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">--  *******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--  * Copyright 2016 -- 2021 IBM Corporation</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">--  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">--  * you may not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">--  * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">--  *     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">--  *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--  * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">--  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">--  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">--  * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">--  * limitations under the License.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">--  *******************************************************************************</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">-- ******************************************************************************</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">-- *                           cloudFPGA</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">-- *-----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">-- * Title   : Dual port asymmetric RAM.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">-- * File    : dpAsymRam.vhd</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">-- * </span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">-- * Created : Mar. 2018</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-- * Authors : Francois Abel &lt;fab@zurich.ibm.com&gt;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">-- * Devices : xcku060-ffva1156-2-i</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">-- * Tools   : Vivado v2016.4 (64-bit)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-- * Depends : None </span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">-- * Description : True dual port RAM with different port widths and read first</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">-- *           priority (cf ug901).</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">-- * Generics:</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">-- *    </span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">-- * </span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">-- ******************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a4a999b7e95ab4037d4546b9b2ca03ee6">   42</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a1d432145409a379344c8dc72ea8ed819">   43</a></span>&#160;<span class="vhdlkeyword">use </span>IEEE.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a8e21641cfedabb667945fde3dc628ade">   44</a></span>&#160;<span class="vhdlkeyword">use </span>IEEE.std_logic_unsigned.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#aa972e6a5830f8355a967c3d122310603">   45</a></span>&#160;<span class="vhdlkeyword">use </span>IEEE.std_logic_arith.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">--*************************************************************************</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">--**  ENTITY </span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">--************************************************************************* </span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html">   51</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classDualPortAsymmetricRam.html">DualPortAsymmetricRam</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">   53</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span>     <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a91abdc581455f1e434e7a103b6c08d06">   54</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a91abdc581455f1e434e7a103b6c08d06">gSize_A</a></span>          <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1024</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#af1661b801186cfde7cbc84bbb0b30592">   55</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#af1661b801186cfde7cbc84bbb0b30592">gAddrWidth_A</a></span>     <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">   56</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span>     <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">64</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a5c933f04520207a10441904e3ab91842">   57</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a5c933f04520207a10441904e3ab91842">gSize_B</a></span>          <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">128</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#afc4fb38040c4386bbe425070ea3fe0de">gAddrWidth_B</a></span>     <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">7</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#afc4fb38040c4386bbe425070ea3fe0de">   59</a></span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    -- Port A ------------------------------------</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a80cb3b09ce40099004d29b4b57350c4d">   62</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a80cb3b09ce40099004d29b4b57350c4d">piClkA</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#ab65750edf05a75c33a69c80dc4ffd8c3">   63</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#ab65750edf05a75c33a69c80dc4ffd8c3">piEnA</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a497ed9d6dcb782351f35222786cda056">   64</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a497ed9d6dcb782351f35222786cda056">piWenA</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a528034079e304f47afa2b64a4a2bea96">   65</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a528034079e304f47afa2b64a4a2bea96">piAddrA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#af1661b801186cfde7cbc84bbb0b30592">gAddrWidth_A</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#abcbef89e7db3649b83f0552b9ac8c2ff">   66</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#abcbef89e7db3649b83f0552b9ac8c2ff">piDataA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a809172a7edc6d6fa97e575d0eb5467ba">   67</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a809172a7edc6d6fa97e575d0eb5467ba">poDataA</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    -- Port B ------------------------------------</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#aa9134b70e99d9dcf89468b4eea5c6919">   69</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#aa9134b70e99d9dcf89468b4eea5c6919">piClkB</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a6057792b3cc919f1fb140c22ce6f72b4">   70</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a6057792b3cc919f1fb140c22ce6f72b4">piEnB</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#a25676a2a639722fde4bf7b6052cbeb70">   71</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a25676a2a639722fde4bf7b6052cbeb70">piWenB</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#aee4bb75da3da422eb1bae6ab688e3fa9">   72</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#aee4bb75da3da422eb1bae6ab688e3fa9">piAddrB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#afc4fb38040c4386bbe425070ea3fe0de">gAddrWidth_B</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#af065b8e1cc0bd74d83d18cb163a75abd">   73</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#af065b8e1cc0bd74d83d18cb163a75abd">piDataB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#acf0b78d27e3e9d4e3f2802c68c9801e0">poDataB</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classDualPortAsymmetricRam.html#acf0b78d27e3e9d4e3f2802c68c9801e0">   75</a></span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classDualPortAsymmetricRam.html">DualPortAsymmetricRam</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">--*************************************************************************</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">--**  ARCHITECTURE </span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">--************************************************************************* </span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classDualPortAsymmetricRam.html">Behavioral</a> <span class="keywordflow">of</span> <a class="code" href="classDualPortAsymmetricRam.html">DualPortAsymmetricRam</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  -----------------------------------------------------------------</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  -- Function Definitions: fMAx, fMin and fLog2</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  -----------------------------------------------------------------</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">function</span> fMax(L, R : <span class="keywordtype">integer</span>) <span class="keywordflow">return</span> <span class="keywordtype">integer</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">L</span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar">R</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">return</span> <span class="vhdlchar">L</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">return</span> <span class="vhdlchar">R</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">function</span> fMax;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">function</span> fMin(L, R : <span class="keywordtype">integer</span>) <span class="keywordflow">return</span> <span class="keywordtype">integer</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">L</span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar">R</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">return</span> <span class="vhdlchar">L</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keywordflow">return</span> <span class="vhdlchar">R</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">function</span> fMin;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">function</span> fLog2(<span class="vhdlkeyword">val</span> : <span class="keywordtype">INTEGER</span>) <span class="keywordflow">return</span> <span class="keywordtype">natural</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">variable</span> <span class="vhdlchar">res</span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">val</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span> <span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="vhdlchar">res</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">i</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordflow">exit</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> <span class="vhdlchar">res</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">function</span> FLog2;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">constant</span> <span class="vhdlchar">cMinWidth</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">fMin</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">constant</span> <span class="vhdlchar">cMaxWidth</span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">fMax</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">constant</span> <span class="vhdlchar">cMaxSize</span>  <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">fMax</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a91abdc581455f1e434e7a103b6c08d06">gSize_A</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a5c933f04520207a10441904e3ab91842">gSize_B</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">constant</span> <span class="vhdlchar">cRatio</span>    <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">cMaxWidth</span> <span class="vhdlchar">/</span> <span class="vhdlchar">cMinWidth</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  -- An asymmetric RAM is modeled in a similar way as a symmetric RAM, with an</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  -- array of array object. Its aspect ratio corresponds to the port with the</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  -- lower data width (respectvely larger depth)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">type</span>   <span class="vhdlchar">tRAM</span> <span class="keywordflow">is</span> <span class="keywordflow">array</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">cMaxSize</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">of</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">cMinWidth</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  -- You need to declare RAM as a shared variable when :</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  --   - the RAM has two write ports,</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">shared</span> <span class="keywordflow">variable</span> <span class="vhdlchar">vRAM</span>  <span class="vhdlchar">:</span> <span class="vhdlchar">tRAM</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span>  <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span>  <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sRAM_DataA</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sRAM_DataB</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sRAM_DataAReg</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">gDataWidth_A</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sRAM_DataBReg</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">gDataWidth_B</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="vhdlkeyword">begin </span><span class="comment"> -- architecture Behavioral</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  -----------------------------------------------------------------</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  -- PROC: Port A</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  -----------------------------------------------------------------</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  pPortA : <span class="keywordflow">process</span> (<a class="code" href="classDualPortAsymmetricRam.html#a80cb3b09ce40099004d29b4b57350c4d">piClkA</a>)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a80cb3b09ce40099004d29b4b57350c4d">piClkA</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#ab65750edf05a75c33a69c80dc4ffd8c3">piEnA</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="vhdlchar">sRAM_DataA</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">vRAM</span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a528034079e304f47afa2b64a4a2bea96">piAddrA</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a497ed9d6dcb782351f35222786cda056">piWenA</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;          <span class="vhdlchar">vRAM</span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a528034079e304f47afa2b64a4a2bea96">piAddrA</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#abcbef89e7db3649b83f0552b9ac8c2ff">piDataA</a></span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">pPortA</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  ---------------------------------------------------------------</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  -- PROC: Port B</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  ---------------------------------------------------------------</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  pPortB : <span class="keywordflow">process</span> (<a class="code" href="classDualPortAsymmetricRam.html#aa9134b70e99d9dcf89468b4eea5c6919">piClkB</a>)</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#aa9134b70e99d9dcf89468b4eea5c6919">piClkB</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">cRatio</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a6057792b3cc919f1fb140c22ce6f72b4">piEnB</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          <span class="vhdlchar">sRAM_DataB</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">*</span> <span class="vhdlchar">cMinWidth</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdlchar">i</span> <span class="vhdlchar">*</span> <span class="vhdlchar">cMinWidth</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="vhdlchar">vRAM</span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#aee4bb75da3da422eb1bae6ab688e3fa9">piAddrB</a></span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">,</span> <span class="vhdlchar">fLog2</span><span class="vhdlchar">(</span><span class="vhdlchar">cRatio</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;          <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a25676a2a639722fde4bf7b6052cbeb70">piWenB</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="vhdlchar">vRAM</span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#aee4bb75da3da422eb1bae6ab688e3fa9">piAddrB</a></span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">,</span> <span class="vhdlchar">fLog2</span><span class="vhdlchar">(</span><span class="vhdlchar">cRatio</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;              <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#af065b8e1cc0bd74d83d18cb163a75abd">piDataB</a></span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">*</span> <span class="vhdlchar">cMinWidth</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdlchar">i</span> <span class="vhdlchar">*</span> <span class="vhdlchar">cMinWidth</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">pPortB</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  ----------------------------------------------------------</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  -- Output Ports Assignment</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  ---------------------------------------------------------- </span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#a809172a7edc6d6fa97e575d0eb5467ba">poDataA</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">sRAM_DataA</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="vhdlchar"><a class="code" href="classDualPortAsymmetricRam.html#acf0b78d27e3e9d4e3f2802c68c9801e0">poDataB</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">sRAM_DataB</span>;  </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keywordflow">end</span> Behavioral;</div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html"><div class="ttname"><a href="classDualPortAsymmetricRam.html">DualPortAsymmetricRam</a></div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00051">dpAsymRam.vhd:51</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a25676a2a639722fde4bf7b6052cbeb70"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a25676a2a639722fde4bf7b6052cbeb70">DualPortAsymmetricRam.piWenB</a></div><div class="ttdeci">in piWenBstd_logic</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00071">dpAsymRam.vhd:71</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a4097603d63a81d11489eeed4b3ec0b9b"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a4097603d63a81d11489eeed4b3ec0b9b">DualPortAsymmetricRam.gDataWidth_B</a></div><div class="ttdeci">gDataWidth_Binteger :=64</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00056">dpAsymRam.vhd:56</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a44da55eb0411292be1978e769f07c34e"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a44da55eb0411292be1978e769f07c34e">DualPortAsymmetricRam.gDataWidth_A</a></div><div class="ttdeci">gDataWidth_Ainteger :=8</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00053">dpAsymRam.vhd:53</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a497ed9d6dcb782351f35222786cda056"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a497ed9d6dcb782351f35222786cda056">DualPortAsymmetricRam.piWenA</a></div><div class="ttdeci">in piWenAstd_logic</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00064">dpAsymRam.vhd:64</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a528034079e304f47afa2b64a4a2bea96"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a528034079e304f47afa2b64a4a2bea96">DualPortAsymmetricRam.piAddrA</a></div><div class="ttdeci">in piAddrAstd_logic_vector( gAddrWidth_A- 1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00065">dpAsymRam.vhd:65</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a5c933f04520207a10441904e3ab91842"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a5c933f04520207a10441904e3ab91842">DualPortAsymmetricRam.gSize_B</a></div><div class="ttdeci">gSize_Binteger :=128</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00057">dpAsymRam.vhd:57</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a6057792b3cc919f1fb140c22ce6f72b4"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a6057792b3cc919f1fb140c22ce6f72b4">DualPortAsymmetricRam.piEnB</a></div><div class="ttdeci">in piEnBstd_logic</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00070">dpAsymRam.vhd:70</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a809172a7edc6d6fa97e575d0eb5467ba"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a809172a7edc6d6fa97e575d0eb5467ba">DualPortAsymmetricRam.poDataA</a></div><div class="ttdeci">out poDataAstd_logic_vector( gDataWidth_A- 1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00067">dpAsymRam.vhd:67</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a80cb3b09ce40099004d29b4b57350c4d"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a80cb3b09ce40099004d29b4b57350c4d">DualPortAsymmetricRam.piClkA</a></div><div class="ttdeci">in piClkAstd_logic</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00062">dpAsymRam.vhd:62</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_a91abdc581455f1e434e7a103b6c08d06"><div class="ttname"><a href="classDualPortAsymmetricRam.html#a91abdc581455f1e434e7a103b6c08d06">DualPortAsymmetricRam.gSize_A</a></div><div class="ttdeci">gSize_Ainteger :=1024</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00054">dpAsymRam.vhd:54</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_aa9134b70e99d9dcf89468b4eea5c6919"><div class="ttname"><a href="classDualPortAsymmetricRam.html#aa9134b70e99d9dcf89468b4eea5c6919">DualPortAsymmetricRam.piClkB</a></div><div class="ttdeci">in piClkBstd_logic</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00069">dpAsymRam.vhd:69</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_ab65750edf05a75c33a69c80dc4ffd8c3"><div class="ttname"><a href="classDualPortAsymmetricRam.html#ab65750edf05a75c33a69c80dc4ffd8c3">DualPortAsymmetricRam.piEnA</a></div><div class="ttdeci">in piEnAstd_logic</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00063">dpAsymRam.vhd:63</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_abcbef89e7db3649b83f0552b9ac8c2ff"><div class="ttname"><a href="classDualPortAsymmetricRam.html#abcbef89e7db3649b83f0552b9ac8c2ff">DualPortAsymmetricRam.piDataA</a></div><div class="ttdeci">in piDataAstd_logic_vector( gDataWidth_A- 1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00066">dpAsymRam.vhd:66</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_acf0b78d27e3e9d4e3f2802c68c9801e0"><div class="ttname"><a href="classDualPortAsymmetricRam.html#acf0b78d27e3e9d4e3f2802c68c9801e0">DualPortAsymmetricRam.poDataB</a></div><div class="ttdeci">out poDataBstd_logic_vector( gDataWidth_B- 1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00075">dpAsymRam.vhd:75</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_aee4bb75da3da422eb1bae6ab688e3fa9"><div class="ttname"><a href="classDualPortAsymmetricRam.html#aee4bb75da3da422eb1bae6ab688e3fa9">DualPortAsymmetricRam.piAddrB</a></div><div class="ttdeci">in piAddrBstd_logic_vector( gAddrWidth_B- 1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00072">dpAsymRam.vhd:72</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_af065b8e1cc0bd74d83d18cb163a75abd"><div class="ttname"><a href="classDualPortAsymmetricRam.html#af065b8e1cc0bd74d83d18cb163a75abd">DualPortAsymmetricRam.piDataB</a></div><div class="ttdeci">in piDataBstd_logic_vector( gDataWidth_B- 1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00073">dpAsymRam.vhd:73</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_af1661b801186cfde7cbc84bbb0b30592"><div class="ttname"><a href="classDualPortAsymmetricRam.html#af1661b801186cfde7cbc84bbb0b30592">DualPortAsymmetricRam.gAddrWidth_A</a></div><div class="ttdeci">gAddrWidth_Ainteger :=10</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00055">dpAsymRam.vhd:55</a></div></div>
<div class="ttc" id="aclassDualPortAsymmetricRam_html_afc4fb38040c4386bbe425070ea3fe0de"><div class="ttname"><a href="classDualPortAsymmetricRam.html#afc4fb38040c4386bbe425070ea3fe0de">DualPortAsymmetricRam.gAddrWidth_B</a></div><div class="ttdeci">gAddrWidth_Binteger :=7</div><div class="ttdef"><b>Definition:</b> <a href="dpAsymRam_8vhd_source.html#l00059">dpAsymRam.vhd:59</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_c763309d04da4bd0478ffd28b96eadab.html">cFDK</a></li><li class="navelem"><a class="el" href="dir_9d865a21f5e2fdf7044a2785351debc3.html">SRA</a></li><li class="navelem"><a class="el" href="dir_15c79a36c562404a975a80299d4bf8df.html">LIB</a></li><li class="navelem"><a class="el" href="dir_9b353e111de5a1e9bbdbc539674ff6a8.html">SHELL</a></li><li class="navelem"><a class="el" href="dir_86a5ff59ec3f544b412b98448fe6f8f4.html">LIB</a></li><li class="navelem"><a class="el" href="dir_6b94e2e228af8a2b04671df3a9cecef1.html">hdl</a></li><li class="navelem"><a class="el" href="dir_c3f0779b844315184779801b3fc8c2c4.html">mmio</a></li><li class="navelem"><a class="el" href="dpAsymRam_8vhd.html">dpAsymRam.vhd</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:02:58 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
