#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 27 20:44:50 2019
# Process ID: 10600
# Current directory: C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project
# Command line: vivado.exe -source pynq_arch.tcl
# Log file: C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/vivado.log
# Journal file: C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project\vivado.jou
#-----------------------------------------------------------
start_gui
source pynq_arch.tcl
update_compile_order -fileset sources_1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
open_bd_design {C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/base/base.bd}
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
open_bd_design {C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/base/base.bd}
report_ip_status -name ip_status 
close_bd_design [get_bd_designs base]
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects PYNQ_ARCH]
open_bd_design {C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/base/base.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {base_ps7_0 base_rst_ps7_100M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {base_ps7_0 base_rst_ps7_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/base/base.bd]
export_ip_user_files -of_objects [get_files C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/base/base.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/base/base.bd] -directory C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.ip_user_files -ipstatic_source_dir C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.cache/compile_simlib/modelsim} {questa=C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.cache/compile_simlib/questa} {riviera=C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.cache/compile_simlib/riviera} {activehdl=C:/Users/bilal/Desktop/School/Projects/FPGAHardware/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
