// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module LSU_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge LSU.clock) begin	// src/main/scala/mycpu/core/backend/LSU.scala:10:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & LSU.writeBridge_io_req_valid & ~LSU.reset)	// src/main/scala/mycpu/core/backend/LSU.scala:10:7, :18:27, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002,
                "[DEBUG] [LSU] [[[[[[[[[[[CURRENT]]]]]]]]]]]] write addr sent: %x, inWdata: %x, inWstrb: %x. pc: %x, original data: %x\n",
                LSU.io_in_bits_aluResult, LSU.inWdata, LSU.inWstrb, LSU.io_in_bits_pc,
                LSU.io_in_bits_memWData);	// src/main/scala/mycpu/core/backend/LSU.scala:11:14, :41:37, :42:{23,61}, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & LSU.readBridge_io_resp_valid & ~LSU.reset)	// src/main/scala/mycpu/core/backend/LSU.scala:10:7, :17:27, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002,
                "[DEBUG] [LSU] [[[[[[[[[[[CURRENT]]]]]]]]]]]] read addr sent: %x, rdata: %x, read processed: %x. pc: %x,",
                LSU.io_in_bits_aluResult, LSU.readBridge_io_resp_bits_rdata,
                LSU.finalLoadData, LSU.io_in_bits_pc);	// src/main/scala/mycpu/core/backend/LSU.scala:11:14, :17:27, :91:27, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

