Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Mar  2 11:54:45 2021
| Host         : apple running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 68 register/latch pins with no clock driven by root clock pin: EF_DCO_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: EF_FR_P (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: GH_DCO_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GH_FR_P (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: clk_50M (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_EF_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_EF_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_GH_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/cnt_GH_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spi4adc/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 495 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.141       -1.776                     17                 9579        0.057        0.000                      0                 9579        0.127        0.000                       0                  4832  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 3.375}        6.749           148.170         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
my_clock/inst/clk_in                                                                        {0.000 10.000}       20.000          50.000          
  clk_150M_my_clk_generator                                                                 {0.000 3.333}        6.667           150.000         
  clk_450M_my_clk_generator                                                                 {0.000 1.111}        2.222           450.000         
  clkfbout_my_clk_generator                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.031        0.000                      0                  923        0.057        0.000                      0                  923       15.732        0.000                       0                   480  
my_clock/inst/clk_in                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_150M_my_clk_generator                                                                       1.257        0.000                      0                 3708        0.060        0.000                      0                 3708        2.565        0.000                       0                  1674  
  clk_450M_my_clk_generator                                                                      -0.141       -1.776                     17                 4290        0.065        0.000                      0                 4290        0.127        0.000                       0                  2674  
  clkfbout_my_clk_generator                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_150M_my_clk_generator  clk_450M_my_clk_generator        0.003        0.000                      0                  132        0.111        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_150M_my_clk_generator                                                                         2.301        0.000                      0                  351        0.304        0.000                      0                  351  
**async_default**                                                                           clk_450M_my_clk_generator                                                                   clk_450M_my_clk_generator                                                                         0.347        0.000                      0                   91        0.297        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.312        0.000                      0                  100        0.271        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.431ns (12.867%)  route 2.919ns (87.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 37.757 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT4 (Prop_lut4_I1_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.465     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y248        LUT6 (Prop_lut6_I5_O)        0.043     8.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.297     9.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.677    38.434    
                         clock uncertainty           -0.035    38.398    
    SLICE_X43Y248        FDRE (Setup_fdre_C_R)       -0.304    38.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.431ns (12.867%)  route 2.919ns (87.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 37.757 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT4 (Prop_lut4_I1_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.465     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y248        LUT6 (Prop_lut6_I5_O)        0.043     8.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.297     9.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.677    38.434    
                         clock uncertainty           -0.035    38.398    
    SLICE_X43Y248        FDRE (Setup_fdre_C_R)       -0.304    38.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.431ns (12.867%)  route 2.919ns (87.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 37.757 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT4 (Prop_lut4_I1_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.465     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y248        LUT6 (Prop_lut6_I5_O)        0.043     8.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.297     9.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.677    38.434    
                         clock uncertainty           -0.035    38.398    
    SLICE_X43Y248        FDRE (Setup_fdre_C_R)       -0.304    38.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.431ns (12.867%)  route 2.919ns (87.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 37.757 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT4 (Prop_lut4_I1_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.465     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y248        LUT6 (Prop_lut6_I5_O)        0.043     8.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.297     9.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.677    38.434    
                         clock uncertainty           -0.035    38.398    
    SLICE_X43Y248        FDRE (Setup_fdre_C_R)       -0.304    38.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.431ns (12.867%)  route 2.919ns (87.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 37.757 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT4 (Prop_lut4_I1_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.465     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y248        LUT6 (Prop_lut6_I5_O)        0.043     8.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.297     9.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.677    38.434    
                         clock uncertainty           -0.035    38.398    
    SLICE_X43Y248        FDRE (Setup_fdre_C_R)       -0.304    38.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.431ns (12.867%)  route 2.919ns (87.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 37.757 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT4 (Prop_lut4_I1_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.465     8.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X38Y248        LUT6 (Prop_lut6_I5_O)        0.043     8.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.297     9.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.238    37.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X43Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.677    38.434    
                         clock uncertainty           -0.035    38.398    
    SLICE_X43Y248        FDRE (Setup_fdre_C_R)       -0.304    38.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                 29.031    

Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.398ns (13.570%)  route 2.535ns (86.430%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 37.758 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT5 (Prop_lut5_I2_O)        0.053     8.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.378     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.239    37.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.677    38.435    
                         clock uncertainty           -0.035    38.399    
    SLICE_X38Y246        FDRE (Setup_fdre_C_R)       -0.376    38.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 29.377    

Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.398ns (13.570%)  route 2.535ns (86.430%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 37.758 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT5 (Prop_lut5_I2_O)        0.053     8.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.378     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.239    37.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.677    38.435    
                         clock uncertainty           -0.035    38.399    
    SLICE_X38Y246        FDRE (Setup_fdre_C_R)       -0.376    38.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 29.377    

Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.398ns (13.570%)  route 2.535ns (86.430%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 37.758 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT5 (Prop_lut5_I2_O)        0.053     8.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.378     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.239    37.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.677    38.435    
                         clock uncertainty           -0.035    38.399    
    SLICE_X38Y246        FDRE (Setup_fdre_C_R)       -0.376    38.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 29.377    

Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.398ns (13.570%)  route 2.535ns (86.430%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 37.758 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.540     7.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT5 (Prop_lut5_I0_O)        0.043     7.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.978     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y248        LUT5 (Prop_lut5_I2_O)        0.053     8.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.378     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.239    37.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y246        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.677    38.435    
                         clock uncertainty           -0.035    38.399    
    SLICE_X38Y246        FDRE (Setup_fdre_C_R)       -0.376    38.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 29.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.779%)  route 0.116ns (44.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.713     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y251        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y251        FDCE (Prop_fdce_C_Q)         0.118     3.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/Q
                         net (fo=9, routed)           0.116     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[9]
    SLICE_X38Y249        LUT6 (Prop_lut6_I1_O)        0.028     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_1/O
                         net (fo=1, routed)           0.000     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[8]_2
    SLICE_X38Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.859     3.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism             -0.414     3.074    
    SLICE_X38Y249        FDRE (Hold_fdre_C_D)         0.087     3.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.716%)  route 0.165ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.713     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y250        FDCE (Prop_fdce_C_Q)         0.100     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/Q
                         net (fo=7, routed)           0.165     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[10]
    SLICE_X38Y249        LUT6 (Prop_lut6_I3_O)        0.028     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_2/O
                         net (fo=1, routed)           0.000     3.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[9]_0
    SLICE_X38Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.859     3.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism             -0.414     3.074    
    SLICE_X38Y249        FDRE (Hold_fdre_C_D)         0.087     3.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.567%)  route 0.166ns (56.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.713     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y250        FDCE (Prop_fdce_C_Q)         0.100     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/Q
                         net (fo=7, routed)           0.166     3.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[10]
    SLICE_X38Y249        LUT6 (Prop_lut6_I3_O)        0.028     3.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[5]_i_1/O
                         net (fo=1, routed)           0.000     3.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[9]_1
    SLICE_X38Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.859     3.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism             -0.414     3.074    
    SLICE_X38Y249        FDRE (Hold_fdre_C_D)         0.087     3.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.169%)  route 0.110ns (54.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y236        FDCE (Prop_fdce_C_Q)         0.091     2.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     3.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X32Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.853     3.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X32Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.579     2.903    
    SLICE_X32Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.353%)  route 0.148ns (59.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y236        FDCE (Prop_fdce_C_Q)         0.100     2.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.148     3.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X32Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.853     3.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X32Y235        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.579     2.903    
    SLICE_X32Y235        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.844%)  route 0.178ns (58.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.713     2.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y250        FDCE (Prop_fdce_C_Q)         0.100     3.056 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/Q
                         net (fo=7, routed)           0.178     3.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg_n_0_[11]
    SLICE_X38Y248        LUT6 (Prop_lut6_I2_O)        0.028     3.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[4]_i_1/O
                         net (fo=1, routed)           0.000     3.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[9]_2
    SLICE_X38Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.859     3.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y248        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism             -0.414     3.074    
    SLICE_X38Y248        FDRE (Hold_fdre_C_D)         0.087     3.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X37Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y237        FDCE (Prop_fdce_C_Q)         0.100     2.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X37Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.854     3.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X37Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.611     2.872    
    SLICE_X37Y237        FDCE (Hold_fdce_C_D)         0.049     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y239        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y239        FDPE (Prop_fdpe_C_Q)         0.100     2.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X45Y239        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.855     3.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y239        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.613     2.871    
    SLICE_X45Y239        FDPE (Hold_fdpe_C_D)         0.047     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X33Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y240        FDCE (Prop_fdce_C_Q)         0.100     2.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X33Y240        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.612     2.874    
    SLICE_X33Y240        FDCE (Hold_fdce_C_D)         0.047     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X37Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y237        FDCE (Prop_fdce_C_Q)         0.100     2.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X37Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.854     3.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X37Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.611     2.872    
    SLICE_X37Y237        FDCE (Hold_fdce_C_D)         0.047     2.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y244  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X31Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y239  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X30Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X29Y240  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X29Y238  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y248  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y248  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y249  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X34Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_clock/inst/clk_in
  To Clock:  my_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock/inst/clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.274ns (5.833%)  route 4.423ns (94.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.350     6.293    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X16Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X16Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X16Y243        FDRE (Setup_fdre_C_R)       -0.372     7.550    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.274ns (5.833%)  route 4.423ns (94.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.350     6.293    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X16Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X16Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X16Y243        FDRE (Setup_fdre_C_R)       -0.372     7.550    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.274ns (6.040%)  route 4.262ns (93.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.189     6.132    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X19Y242        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X19Y242        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X19Y242        FDRE (Setup_fdre_C_R)       -0.395     7.527    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X19Y243        FDRE (Setup_fdre_C_R)       -0.395     7.527    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[5]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X19Y243        FDRE (Setup_fdre_C_R)       -0.395     7.527    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X19Y243        FDRE (Setup_fdre_C_R)       -0.395     7.527    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X19Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X19Y243        FDRE (Setup_fdre_C_R)       -0.395     7.527    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X18Y243        FDRE (Setup_fdre_C_R)       -0.372     7.550    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[3]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X18Y243        FDRE (Setup_fdre_C_R)       -0.372     7.550    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[3]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.274ns (6.061%)  route 4.247ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 7.967 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.073     3.892    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y256        LUT1 (Prop_lut1_I0_O)        0.051     3.943 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=216, routed)         2.174     6.117    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X18Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.298     7.967    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y243        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[4]/C
                         clock pessimism              0.043     8.010    
                         clock uncertainty           -0.087     7.922    
    SLICE_X18Y243        FDRE (Setup_fdre_C_R)       -0.372     7.550    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[4]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.609%)  route 0.133ns (59.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.664     0.666    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y246        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDCE (Prop_fdce_C_Q)         0.091     0.757 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.133     0.890    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y247        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.892     0.894    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y247        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.213     0.681    
    SLICE_X26Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.830    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.609%)  route 0.133ns (59.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.664     0.666    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y246        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDCE (Prop_fdce_C_Q)         0.091     0.757 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.133     0.890    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y247        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.892     0.894    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y247        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.213     0.681    
    SLICE_X26Y247        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.830    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.814     0.816    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y302        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y302        FDRE (Prop_fdre_C_Q)         0.100     0.916 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.134     1.050    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y302        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.081     1.083    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y302        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.253     0.830    
    SLICE_X30Y302        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.984    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.686%)  route 0.101ns (50.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.713     0.715    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y298        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y298        FDRE (Prop_fdre_C_Q)         0.100     0.815 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.101     0.916    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X32Y298        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.959     0.961    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y298        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.213     0.748    
    SLICE_X32Y298        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.850    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.392%)  route 0.140ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.711     0.713    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y257        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y257        FDCE (Prop_fdce_C_Q)         0.091     0.804 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.140     0.944    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.957     0.959    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.232     0.727    
    SLICE_X32Y258        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.876    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.392%)  route 0.140ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.711     0.713    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y257        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y257        FDCE (Prop_fdce_C_Q)         0.091     0.804 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.140     0.944    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.957     0.959    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.232     0.727    
    SLICE_X32Y258        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.876    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.392%)  route 0.140ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.711     0.713    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y257        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y257        FDCE (Prop_fdce_C_Q)         0.091     0.804 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.140     0.944    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.957     0.959    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.232     0.727    
    SLICE_X32Y258        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.876    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.392%)  route 0.140ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.711     0.713    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y257        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y257        FDCE (Prop_fdce_C_Q)         0.091     0.804 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.140     0.944    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.957     0.959    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.232     0.727    
    SLICE_X32Y258        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.876    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.392%)  route 0.140ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.711     0.713    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y257        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y257        FDCE (Prop_fdce_C_Q)         0.091     0.804 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.140     0.944    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.957     0.959    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.232     0.727    
    SLICE_X32Y258        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.876    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.392%)  route 0.140ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.711     0.713    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y257        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y257        FDCE (Prop_fdce_C_Q)         0.091     0.804 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.140     0.944    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.957     0.959    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X32Y258        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.232     0.727    
    SLICE_X32Y258        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     0.876    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150M_my_clk_generator
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         6.667       5.258      BUFGCTRL_X0Y0    my_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         6.667       5.596      MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X46Y297    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X46Y297    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X41Y297    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X41Y297    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X32Y297    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.667       5.917      SLICE_X44Y297    CCD231/CCD231_i/AXI_GPIO_IN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         6.667       5.917      SLICE_X25Y248    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         6.667       5.917      SLICE_X24Y248    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X26Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y258    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y257    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X32Y257    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :           17  Failing Endpoints,  Worst Slack       -0.141ns,  Total Violation       -1.776ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.474%)  route 1.583ns (77.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 3.510 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.217     3.498    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286     3.510    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.123     3.633    
                         clock uncertainty           -0.075     3.558    
    SLICE_X15Y224        FDRE (Setup_fdre_C_CE)      -0.201     3.357    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.474%)  route 1.583ns (77.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 3.510 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.217     3.498    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286     3.510    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                         clock pessimism              0.123     3.633    
                         clock uncertainty           -0.075     3.558    
    SLICE_X15Y224        FDRE (Setup_fdre_C_CE)      -0.201     3.357    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.474%)  route 1.583ns (77.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 3.510 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.217     3.498    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286     3.510    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.123     3.633    
                         clock uncertainty           -0.075     3.558    
    SLICE_X15Y224        FDRE (Setup_fdre_C_CE)      -0.201     3.357    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.474%)  route 1.583ns (77.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 3.510 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.217     3.498    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286     3.510    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.123     3.633    
                         clock uncertainty           -0.075     3.558    
    SLICE_X15Y224        FDRE (Setup_fdre_C_CE)      -0.201     3.357    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.474%)  route 1.583ns (77.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 3.510 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.217     3.498    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286     3.510    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.123     3.633    
                         clock uncertainty           -0.075     3.558    
    SLICE_X15Y224        FDRE (Setup_fdre_C_CE)      -0.201     3.357    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.459ns (22.474%)  route 1.583ns (77.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 3.510 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.217     3.498    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.286     3.510    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X15Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.123     3.633    
                         clock uncertainty           -0.075     3.558    
    SLICE_X15Y224        FDRE (Setup_fdre_C_CE)      -0.201     3.357    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.357    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.459ns (22.600%)  route 1.572ns (77.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.508 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.205     3.487    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284     3.508    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism              0.123     3.631    
                         clock uncertainty           -0.075     3.556    
    SLICE_X18Y224        FDRE (Setup_fdre_C_CE)      -0.178     3.378    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.378    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.459ns (22.600%)  route 1.572ns (77.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.508 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.205     3.487    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284     3.508    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.123     3.631    
                         clock uncertainty           -0.075     3.556    
    SLICE_X18Y224        FDRE (Setup_fdre_C_CE)      -0.178     3.378    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.378    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.459ns (22.600%)  route 1.572ns (77.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.508 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.205     3.487    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284     3.508    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.123     3.631    
                         clock uncertainty           -0.075     3.556    
    SLICE_X18Y224        FDRE (Setup_fdre_C_CE)      -0.178     3.378    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.378    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.459ns (22.600%)  route 1.572ns (77.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.508 - 2.222 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.454     1.456    ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y226        FDRE (Prop_fdre_C_Q)         0.204     1.660 r  ltc2271/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=53, routed)          0.524     2.184    ltc2271/inst/ila_core_inst/u_ila_regs/s_daddr_o[10]
    SLICE_X19Y226        LUT4 (Prop_lut4_I2_O)        0.126     2.310 f  ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3/O
                         net (fo=3, routed)           0.468     2.778    ltc2271/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__3_n_0
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.821 r  ltc2271/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=4, routed)           0.121     2.942    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X16Y224        LUT6 (Prop_lut6_I4_O)        0.043     2.985 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.254     3.239    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X16Y223        LUT2 (Prop_lut2_I0_O)        0.043     3.282 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.205     3.487    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284     3.508    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X18Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.123     3.631    
                         clock uncertainty           -0.075     3.556    
    SLICE_X18Y224        FDRE (Setup_fdre_C_CE)      -0.178     3.378    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          3.378    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                 -0.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.630     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y238        FDRE (Prop_fdre_C_Q)         0.100     0.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.107     0.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X36Y238        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.856     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X36Y238        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.215     0.643    
    SLICE_X36Y238        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.630     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y239        FDRE (Prop_fdre_C_Q)         0.100     0.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.096     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X36Y239        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.856     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X36Y239        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.215     0.643    
    SLICE_X36Y239        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.866%)  route 0.137ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.661     0.663    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y217        FDRE (Prop_fdre_C_Q)         0.107     0.770 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][68]/Q
                         net (fo=1, routed)           0.137     0.907    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][5]
    RAMB36_X1Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.915     0.917    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X1Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213     0.704    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.119     0.823    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.664     0.666    ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X19Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y216        FDRE (Prop_fdre_C_Q)         0.100     0.766 r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[2]/Q
                         net (fo=1, routed)           0.055     0.821    ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[2]
    SLICE_X18Y216        LUT6 (Prop_lut6_I0_O)        0.028     0.849 r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[1]_i_1/O
                         net (fo=1, routed)           0.000     0.849    ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[1]_i_1_n_0
    SLICE_X18Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.889     0.891    ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X18Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]/C
                         clock pessimism             -0.214     0.677    
    SLICE_X18Y216        FDRE (Hold_fdre_C_D)         0.087     0.764    ltc2271/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][69]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.569%)  route 0.139ns (56.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.661     0.663    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y217        FDRE (Prop_fdre_C_Q)         0.107     0.770 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][69]/Q
                         net (fo=1, routed)           0.139     0.909    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][6]
    RAMB36_X1Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.915     0.917    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X1Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213     0.704    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.117     0.821    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.137%)  route 0.137ns (57.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.630     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y238        FDRE (Prop_fdre_C_Q)         0.100     0.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.137     0.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X36Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.857     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.212     0.647    
    SLICE_X36Y240        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.412%)  route 0.189ns (61.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.660     0.662    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y228        FDRE (Prop_fdre_C_Q)         0.118     0.780 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][33]/Q
                         net (fo=1, routed)           0.189     0.969    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][6]
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.914     0.916    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X0Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193     0.723    
    RAMB36_X0Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.878    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.830%)  route 0.149ns (58.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.661     0.663    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y217        FDRE (Prop_fdre_C_Q)         0.107     0.770 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][70]/Q
                         net (fo=1, routed)           0.149     0.919    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][7]
    RAMB36_X1Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.915     0.917    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X1Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213     0.704    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.119     0.823    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.611%)  route 0.140ns (58.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.630     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X37Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y238        FDRE (Prop_fdre_C_Q)         0.100     0.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.140     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X36Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.857     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y240        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.212     0.647    
    SLICE_X36Y240        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.788%)  route 0.143ns (57.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.659     0.661    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y230        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y230        FDRE (Prop_fdre_C_Q)         0.107     0.768 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][23]/Q
                         net (fo=1, routed)           0.143     0.911    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][25][5]
    RAMB36_X1Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.912     0.914    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X1Y45         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213     0.701    
    RAMB36_X1Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.111     0.812    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450M_my_clk_generator
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y42     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y42     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X0Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         2.222       0.127      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.222       211.138    MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.111       0.343      SLICE_X36Y238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_generator
  To Clock:  clkfbout_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y5    my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.236ns (15.131%)  route 1.324ns (84.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 3.514 - 2.222 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.471     1.473    mem_test_m0/mem_clk
    SLICE_X18Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y242        FDCE (Prop_fdce_C_Q)         0.236     1.709 r  mem_test_m0/wr_burst_data_reg_reg[9]/Q
                         net (fo=3, routed)           1.324     3.033    ltc2271/inst/ila_core_inst/probe4[9]
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.290     3.514    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism             -0.143     3.371    
                         clock uncertainty           -0.207     3.164    
    SLICE_X16Y218        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.128     3.036    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.204ns (13.373%)  route 1.321ns (86.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.515 - 2.222 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.472     1.474    mem_test_m0/mem_clk
    SLICE_X15Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDCE (Prop_fdce_C_Q)         0.204     1.678 r  mem_test_m0/wr_burst_data_reg_reg[27]/Q
                         net (fo=3, routed)           1.321     2.999    ltc2271/inst/ila_core_inst/probe3[11]
    SLICE_X16Y232        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.291     3.515    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y232        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
                         clock pessimism             -0.143     3.372    
                         clock uncertainty           -0.207     3.165    
    SLICE_X16Y232        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.105     3.060    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.204ns (13.689%)  route 1.286ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 3.513 - 2.222 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.471     1.473    mem_test_m0/mem_clk
    SLICE_X15Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDCE (Prop_fdce_C_Q)         0.204     1.677 r  mem_test_m0/wr_burst_data_reg_reg[17]/Q
                         net (fo=3, routed)           1.286     2.963    ltc2271/inst/ila_core_inst/probe3[1]
    SLICE_X10Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.289     3.513    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism             -0.143     3.370    
                         clock uncertainty           -0.207     3.163    
    SLICE_X10Y228        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.127     3.036    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                          3.036    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.204ns (13.473%)  route 1.310ns (86.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.515 - 2.222 ) 
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.470     1.472    mem_test_m0/mem_clk
    SLICE_X19Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y240        FDCE (Prop_fdce_C_Q)         0.204     1.676 r  mem_test_m0/wr_burst_data_reg_reg[32]/Q
                         net (fo=3, routed)           1.310     2.986    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[0]
    SLICE_X18Y232        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.291     3.515    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X18Y232        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.143     3.372    
                         clock uncertainty           -0.207     3.165    
    SLICE_X18Y232        FDRE (Setup_fdre_C_D)       -0.085     3.080    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.204ns (13.812%)  route 1.273ns (86.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 3.512 - 2.222 ) 
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.470     1.472    mem_test_m0/mem_clk
    SLICE_X19Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y240        FDCE (Prop_fdce_C_Q)         0.204     1.676 r  mem_test_m0/wr_burst_data_reg_reg[32]/Q
                         net (fo=3, routed)           1.273     2.949    ltc2271/inst/ila_core_inst/probe2[0]
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.288     3.512    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y230        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism             -0.143     3.369    
                         clock uncertainty           -0.207     3.162    
    SLICE_X22Y230        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113     3.049    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                          3.049    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.204ns (13.807%)  route 1.273ns (86.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.515 - 2.222 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.466     1.468    mem_test_m0/mem_clk
    SLICE_X21Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y238        FDCE (Prop_fdce_C_Q)         0.204     1.672 r  mem_test_m0/wr_burst_data_reg_reg[61]/Q
                         net (fo=3, routed)           1.273     2.945    ltc2271/inst/ila_core_inst/probe1[13]
    SLICE_X10Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.291     3.515    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism             -0.143     3.372    
                         clock uncertainty           -0.207     3.165    
    SLICE_X10Y229        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.117     3.048    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.204ns (13.861%)  route 1.268ns (86.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 3.516 - 2.222 ) 
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.468     1.470    mem_test_m0/mem_clk
    SLICE_X21Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y240        FDCE (Prop_fdce_C_Q)         0.204     1.674 r  mem_test_m0/wr_burst_data_reg_reg[39]/Q
                         net (fo=3, routed)           1.268     2.942    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[7]
    SLICE_X19Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.292     3.516    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X19Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.143     3.373    
                         clock uncertainty           -0.207     3.166    
    SLICE_X19Y233        FDRE (Setup_fdre_C_D)       -0.103     3.063    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.204ns (14.058%)  route 1.247ns (85.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 3.513 - 2.222 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.471     1.473    mem_test_m0/mem_clk
    SLICE_X15Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDCE (Prop_fdce_C_Q)         0.204     1.677 r  mem_test_m0/wr_burst_data_reg_reg[19]/Q
                         net (fo=3, routed)           1.247     2.924    ltc2271/inst/ila_core_inst/probe3[3]
    SLICE_X10Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.289     3.513    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y228        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism             -0.143     3.370    
                         clock uncertainty           -0.207     3.163    
    SLICE_X10Y228        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.103     3.060    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.259ns (17.138%)  route 1.252ns (82.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 3.514 - 2.222 ) 
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.471     1.473    mem_test_m0/mem_clk
    SLICE_X18Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y242        FDCE (Prop_fdce_C_Q)         0.259     1.732 r  mem_test_m0/wr_burst_data_reg_reg[8]/Q
                         net (fo=3, routed)           1.252     2.984    ltc2271/inst/ila_core_inst/probe4[8]
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.290     3.514    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism             -0.143     3.371    
                         clock uncertainty           -0.207     3.164    
    SLICE_X16Y218        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     3.134    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.204ns (14.278%)  route 1.225ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 3.508 - 2.222 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.472     1.474    mem_test_m0/mem_clk
    SLICE_X15Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDCE (Prop_fdce_C_Q)         0.204     1.678 r  mem_test_m0/wr_burst_data_reg_reg[3]/Q
                         net (fo=3, routed)           1.225     2.903    ltc2271/inst/ila_core_inst/probe4[3]
    SLICE_X20Y226        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.284     3.508    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y226        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism             -0.143     3.365    
                         clock uncertainty           -0.207     3.158    
    SLICE_X20Y226        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.103     3.055    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                          3.055    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.155ns (22.864%)  route 0.523ns (77.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.666     0.668    mem_test_m0/mem_clk
    SLICE_X21Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y239        FDCE (Prop_fdce_C_Q)         0.091     0.759 r  mem_test_m0/wr_burst_data_reg_reg[60]/Q
                         net (fo=3, routed)           0.523     1.282    ltc2271/inst/ila_core_inst/probe1[12]
    SLICE_X11Y232        LUT3 (Prop_lut3_I1_O)        0.064     1.346 r  ltc2271/inst/ila_core_inst/probeDelay1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.346    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[12]
    SLICE_X11Y232        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.888     0.890    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y232        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.077     0.967    
                         clock uncertainty            0.207     1.174    
    SLICE_X11Y232        FDRE (Hold_fdre_C_D)         0.061     1.235    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.128ns (18.262%)  route 0.573ns (81.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.666     0.668    mem_test_m0/mem_clk
    SLICE_X21Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y238        FDCE (Prop_fdce_C_Q)         0.100     0.768 r  mem_test_m0/wr_burst_data_reg_reg[53]/Q
                         net (fo=3, routed)           0.573     1.341    ltc2271/inst/ila_core_inst/probe1[5]
    SLICE_X11Y233        LUT3 (Prop_lut3_I1_O)        0.028     1.369 r  ltc2271/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.369    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X11Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.889     0.891    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X11Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.077     0.968    
                         clock uncertainty            0.207     1.175    
    SLICE_X11Y233        FDRE (Hold_fdre_C_D)         0.060     1.235    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.118ns (15.871%)  route 0.626ns (84.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.668     0.670    mem_test_m0/mem_clk
    SLICE_X18Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y242        FDCE (Prop_fdce_C_Q)         0.118     0.788 r  mem_test_m0/wr_burst_data_reg_reg[12]/Q
                         net (fo=3, routed)           0.626     1.414    ltc2271/inst/ila_core_inst/probe4[12]
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.887     0.889    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.077     0.966    
                         clock uncertainty            0.207     1.173    
    SLICE_X16Y218        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.272    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.551%)  route 0.587ns (85.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.669     0.671    mem_test_m0/mem_clk
    SLICE_X15Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDCE (Prop_fdce_C_Q)         0.100     0.771 r  mem_test_m0/wr_burst_data_reg_reg[18]/Q
                         net (fo=3, routed)           0.587     1.358    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[2]
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.891     0.893    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.077     0.970    
                         clock uncertainty            0.207     1.177    
    SLICE_X13Y235        FDRE (Hold_fdre_C_D)         0.033     1.210    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.091ns (13.981%)  route 0.560ns (86.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.669     0.671    mem_test_m0/mem_clk
    SLICE_X15Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDCE (Prop_fdce_C_Q)         0.091     0.762 r  mem_test_m0/wr_burst_data_reg_reg[17]/Q
                         net (fo=3, routed)           0.560     1.322    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[1]
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.891     0.893    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.077     0.970    
                         clock uncertainty            0.207     1.177    
    SLICE_X13Y235        FDRE (Hold_fdre_C_D)        -0.004     1.173    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.107ns (14.902%)  route 0.611ns (85.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.668     0.670    mem_test_m0/mem_clk
    SLICE_X18Y242        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y242        FDCE (Prop_fdce_C_Q)         0.107     0.777 r  mem_test_m0/wr_burst_data_reg_reg[11]/Q
                         net (fo=3, routed)           0.611     1.388    ltc2271/inst/ila_core_inst/probe4[11]
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.887     0.889    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.077     0.966    
                         clock uncertainty            0.207     1.173    
    SLICE_X16Y218        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.239    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.091ns (12.864%)  route 0.616ns (87.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.669     0.671    mem_test_m0/mem_clk
    SLICE_X15Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y241        FDCE (Prop_fdce_C_Q)         0.091     0.762 r  mem_test_m0/wr_burst_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.616     1.378    ltc2271/inst/ila_core_inst/probe4[7]
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.887     0.889    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y218        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.077     0.966    
                         clock uncertainty            0.207     1.173    
    SLICE_X16Y218        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.229    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.100ns (13.319%)  route 0.651ns (86.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.667     0.669    mem_test_m0/mem_clk
    SLICE_X21Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241        FDCE (Prop_fdce_C_Q)         0.100     0.769 r  mem_test_m0/wr_burst_data_reg_reg[40]/Q
                         net (fo=3, routed)           0.651     1.420    ltc2271/inst/ila_core_inst/probe2[8]
    SLICE_X22Y232        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.886     0.888    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y232        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism              0.077     0.965    
                         clock uncertainty            0.207     1.172    
    SLICE_X22Y232        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.270    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.219%)  route 0.603ns (85.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.669     0.671    mem_test_m0/mem_clk
    SLICE_X15Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y241        FDCE (Prop_fdce_C_Q)         0.100     0.771 r  mem_test_m0/wr_burst_data_reg_reg[22]/Q
                         net (fo=3, routed)           0.603     1.374    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[6]
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.891     0.893    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.077     0.970    
                         clock uncertainty            0.207     1.177    
    SLICE_X13Y235        FDRE (Hold_fdre_C_D)         0.047     1.224    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.523%)  route 0.589ns (85.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.669     0.671    mem_test_m0/mem_clk
    SLICE_X15Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y240        FDCE (Prop_fdce_C_Q)         0.100     0.771 r  mem_test_m0/wr_burst_data_reg_reg[16]/Q
                         net (fo=3, routed)           0.589     1.360    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.891     0.893    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.077     0.970    
                         clock uncertainty            0.207     1.177    
    SLICE_X13Y235        FDRE (Hold_fdre_C_D)         0.032     1.209    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[10]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.266ns (6.867%)  route 3.607ns (93.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.969 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.837     5.469    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y243        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.300     7.969    u_aq_axi_master/clk_150M
    SLICE_X12Y243        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[10]/C
                         clock pessimism              0.043     8.012    
                         clock uncertainty           -0.087     7.924    
    SLICE_X12Y243        FDCE (Recov_fdce_C_CLR)     -0.154     7.770    u_aq_axi_master/reg_rd_adrs_reg[10]
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[11]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.266ns (6.867%)  route 3.607ns (93.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.969 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.837     5.469    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y243        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.300     7.969    u_aq_axi_master/clk_150M
    SLICE_X12Y243        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[11]/C
                         clock pessimism              0.043     8.012    
                         clock uncertainty           -0.087     7.924    
    SLICE_X12Y243        FDCE (Recov_fdce_C_CLR)     -0.154     7.770    u_aq_axi_master/reg_rd_adrs_reg[11]
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[12]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.266ns (6.867%)  route 3.607ns (93.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.969 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.837     5.469    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y243        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.300     7.969    u_aq_axi_master/clk_150M
    SLICE_X12Y243        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[12]/C
                         clock pessimism              0.043     8.012    
                         clock uncertainty           -0.087     7.924    
    SLICE_X12Y243        FDCE (Recov_fdce_C_CLR)     -0.154     7.770    u_aq_axi_master/reg_rd_adrs_reg[12]
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[13]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.266ns (6.867%)  route 3.607ns (93.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.969 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.837     5.469    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y243        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.300     7.969    u_aq_axi_master/clk_150M
    SLICE_X12Y243        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[13]/C
                         clock pessimism              0.043     8.012    
                         clock uncertainty           -0.087     7.924    
    SLICE_X12Y243        FDCE (Recov_fdce_C_CLR)     -0.154     7.770    u_aq_axi_master/reg_rd_adrs_reg[13]
  -------------------------------------------------------------------
                         required time                          7.770    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[14]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.266ns (6.909%)  route 3.584ns (93.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.970 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.814     5.446    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.301     7.970    u_aq_axi_master/clk_150M
    SLICE_X12Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[14]/C
                         clock pessimism              0.043     8.013    
                         clock uncertainty           -0.087     7.925    
    SLICE_X12Y244        FDCE (Recov_fdce_C_CLR)     -0.154     7.771    u_aq_axi_master/reg_rd_adrs_reg[14]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[15]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.266ns (6.909%)  route 3.584ns (93.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.970 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.814     5.446    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.301     7.970    u_aq_axi_master/clk_150M
    SLICE_X12Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[15]/C
                         clock pessimism              0.043     8.013    
                         clock uncertainty           -0.087     7.925    
    SLICE_X12Y244        FDCE (Recov_fdce_C_CLR)     -0.154     7.771    u_aq_axi_master/reg_rd_adrs_reg[15]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[16]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.266ns (6.909%)  route 3.584ns (93.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.970 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.814     5.446    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.301     7.970    u_aq_axi_master/clk_150M
    SLICE_X12Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[16]/C
                         clock pessimism              0.043     8.013    
                         clock uncertainty           -0.087     7.925    
    SLICE_X12Y244        FDCE (Recov_fdce_C_CLR)     -0.154     7.771    u_aq_axi_master/reg_rd_adrs_reg[16]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[17]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.266ns (6.909%)  route 3.584ns (93.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.970 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.814     5.446    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y244        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.301     7.970    u_aq_axi_master/clk_150M
    SLICE_X12Y244        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[17]/C
                         clock pessimism              0.043     8.013    
                         clock uncertainty           -0.087     7.925    
    SLICE_X12Y244        FDCE (Recov_fdce_C_CLR)     -0.154     7.771    u_aq_axi_master/reg_rd_adrs_reg[17]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[26]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.266ns (7.034%)  route 3.516ns (92.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.970 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.746     5.378    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y247        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.301     7.970    u_aq_axi_master/clk_150M
    SLICE_X12Y247        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[26]/C
                         clock pessimism              0.043     8.013    
                         clock uncertainty           -0.087     7.925    
    SLICE_X12Y247        FDCE (Recov_fdce_C_CLR)     -0.154     7.771    u_aq_axi_master/reg_rd_adrs_reg[26]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_adrs_reg[27]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.266ns (7.034%)  route 3.516ns (92.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.970 - 6.667 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.594     1.596    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X28Y282        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDRE (Prop_fdre_C_Q)         0.223     1.819 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          0.770     2.589    CCD231/axim_rst_n[0]
    SLICE_X26Y259        LUT1 (Prop_lut1_I0_O)        0.043     2.632 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         2.746     5.378    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X12Y247        FDCE                                         f  u_aq_axi_master/reg_rd_adrs_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     8.294    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.737     4.557 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     6.586    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.669 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        1.301     7.970    u_aq_axi_master/clk_150M
    SLICE_X12Y247        FDCE                                         r  u_aq_axi_master/reg_rd_adrs_reg[27]/C
                         clock pessimism              0.043     8.013    
                         clock uncertainty           -0.087     7.925    
    SLICE_X12Y247        FDCE (Recov_fdce_C_CLR)     -0.154     7.771    u_aq_axi_master/reg_rd_adrs_reg[27]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  2.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[16]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.108%)  route 0.169ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.169     1.004    mem_test_m0/rst
    SLICE_X30Y252        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.981     0.983    mem_test_m0/mem_clk
    SLICE_X30Y252        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[16]/C
                         clock pessimism             -0.233     0.750    
    SLICE_X30Y252        FDCE (Remov_fdce_C_CLR)     -0.050     0.700    mem_test_m0/wr_burst_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[17]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.108%)  route 0.169ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.169     1.004    mem_test_m0/rst
    SLICE_X30Y252        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.981     0.983    mem_test_m0/mem_clk
    SLICE_X30Y252        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[17]/C
                         clock pessimism             -0.233     0.750    
    SLICE_X30Y252        FDCE (Remov_fdce_C_CLR)     -0.050     0.700    mem_test_m0/wr_burst_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[18]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.108%)  route 0.169ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.169     1.004    mem_test_m0/rst
    SLICE_X30Y252        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.981     0.983    mem_test_m0/mem_clk
    SLICE_X30Y252        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[18]/C
                         clock pessimism             -0.233     0.750    
    SLICE_X30Y252        FDCE (Remov_fdce_C_CLR)     -0.050     0.700    mem_test_m0/wr_burst_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[19]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.108%)  route 0.169ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.169     1.004    mem_test_m0/rst
    SLICE_X30Y252        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.981     0.983    mem_test_m0/mem_clk
    SLICE_X30Y252        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[19]/C
                         clock pessimism             -0.233     0.750    
    SLICE_X30Y252        FDCE (Remov_fdce_C_CLR)     -0.050     0.700    mem_test_m0/wr_burst_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[24]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.312%)  route 0.175ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.175     1.010    mem_test_m0/rst
    SLICE_X30Y254        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.980     0.982    mem_test_m0/mem_clk
    SLICE_X30Y254        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[24]/C
                         clock pessimism             -0.236     0.746    
    SLICE_X30Y254        FDCE (Remov_fdce_C_CLR)     -0.050     0.696    mem_test_m0/wr_burst_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[26]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.312%)  route 0.175ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.175     1.010    mem_test_m0/rst
    SLICE_X30Y254        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.980     0.982    mem_test_m0/mem_clk
    SLICE_X30Y254        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[26]/C
                         clock pessimism             -0.236     0.746    
    SLICE_X30Y254        FDCE (Remov_fdce_C_CLR)     -0.050     0.696    mem_test_m0/wr_burst_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[27]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.312%)  route 0.175ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.175     1.010    mem_test_m0/rst
    SLICE_X30Y254        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.980     0.982    mem_test_m0/mem_clk
    SLICE_X30Y254        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[27]/C
                         clock pessimism             -0.236     0.746    
    SLICE_X30Y254        FDCE (Remov_fdce_C_CLR)     -0.050     0.696    mem_test_m0/wr_burst_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[25]/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.312%)  route 0.175ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.175     1.010    mem_test_m0/rst
    SLICE_X30Y254        FDPE                                         f  mem_test_m0/wr_burst_addr_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.980     0.982    mem_test_m0/mem_clk
    SLICE_X30Y254        FDPE                                         r  mem_test_m0/wr_burst_addr_reg[25]/C
                         clock pessimism             -0.236     0.746    
    SLICE_X30Y254        FDPE (Remov_fdpe_C_PRE)     -0.052     0.694    mem_test_m0/wr_burst_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[20]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.411%)  route 0.209ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.209     1.044    mem_test_m0/rst
    SLICE_X30Y253        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.980     0.982    mem_test_m0/mem_clk
    SLICE_X30Y253        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[20]/C
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        FDCE (Remov_fdce_C_CLR)     -0.050     0.699    mem_test_m0/wr_burst_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_addr_reg[21]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.411%)  route 0.209ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.735ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.733     0.735    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y254        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y254        FDRE (Prop_fdre_C_Q)         0.100     0.835 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=121, routed)         0.209     1.044    mem_test_m0/rst
    SLICE_X30Y253        FDCE                                         f  mem_test_m0/wr_burst_addr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout2_buf/O
                         net (fo=1674, routed)        0.980     0.982    mem_test_m0/mem_clk
    SLICE_X30Y253        FDCE                                         r  mem_test_m0/wr_burst_addr_reg[21]/C
                         clock pessimism             -0.233     0.749    
    SLICE_X30Y253        FDCE (Remov_fdce_C_CLR)     -0.050     0.699    mem_test_m0/wr_burst_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.395%)  route 1.321ns (83.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.321     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X29Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.395%)  route 1.321ns (83.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.321     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X29Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.395%)  route 1.321ns (83.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.321     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X29Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.259ns (16.395%)  route 1.321ns (83.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.321     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X29Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.259ns (16.654%)  route 1.296ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.296     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X31Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.259ns (16.654%)  route 1.296ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.296     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X31Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.259ns (16.654%)  route 1.296ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.296     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X31Y225        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.259ns (16.780%)  route 1.285ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 3.503 - 2.222 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.409     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y242        FDPE (Prop_fdpe_C_Q)         0.259     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.285     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X31Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.279     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X31Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.123     3.626    
                         clock uncertainty           -0.075     3.551    
    SLICE_X31Y226        FDCE (Recov_fdce_C_CLR)     -0.212     3.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.259ns (16.780%)  route 1.285ns (83.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 3.503 - 2.222 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.409     1.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y242        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y242        FDPE (Prop_fdpe_C_Q)         0.259     1.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.285     2.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X31Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.279     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X31Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.123     3.626    
                         clock uncertainty           -0.075     3.551    
    SLICE_X31Y226        FDCE (Recov_fdce_C_CLR)     -0.212     3.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.259ns (16.904%)  route 1.273ns (83.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 3.502 - 2.222 ) 
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.787     1.787    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.040    -2.253 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.162    -0.091    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.410     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y245        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y245        FDRE (Prop_fdre_C_Q)         0.259     1.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.273     2.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y224        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.222 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.627     3.849    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.737     0.112 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.029     2.141    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.224 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        1.278     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.123     3.625    
                         clock uncertainty           -0.075     3.550    
    SLICE_X28Y224        FDCE (Recov_fdce_C_CLR)     -0.212     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.857%)  route 0.157ns (61.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.632     0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X39Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        FDRE (Prop_fdre_C_Q)         0.100     0.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.157     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X40Y245        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.857     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.193     0.666    
    SLICE_X40Y245        FDPE (Remov_fdpe_C_PRE)     -0.072     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.857%)  route 0.157ns (61.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.632     0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X39Y244        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y244        FDRE (Prop_fdre_C_Q)         0.100     0.734 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.157     0.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X40Y245        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.857     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.193     0.666    
    SLICE_X40Y245        FDPE (Remov_fdpe_C_PRE)     -0.072     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.617%)  route 0.181ns (64.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X32Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X32Y237        FDCE (Remov_fdce_C_CLR)     -0.050     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.617%)  route 0.181ns (64.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X32Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X32Y237        FDCE (Remov_fdce_C_CLR)     -0.050     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.721%)  route 0.144ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.631     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y245        FDPE (Prop_fdpe_C_Q)         0.091     0.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.144     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y245        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.858     0.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y245        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.193     0.667    
    SLICE_X39Y245        FDPE (Remov_fdpe_C_PRE)     -0.110     0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.963%)  route 0.178ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X35Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X35Y237        FDCE (Remov_fdce_C_CLR)     -0.069     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.963%)  route 0.178ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X35Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X35Y237        FDCE (Remov_fdce_C_CLR)     -0.069     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.963%)  route 0.178ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X35Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X35Y237        FDCE (Remov_fdce_C_CLR)     -0.069     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.963%)  route 0.178ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.178     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X35Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X35Y237        FDCE (Remov_fdce_C_CLR)     -0.069     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.617%)  route 0.181ns (64.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.722     0.722    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.700    -0.978 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.954    -0.024    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.628     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y237        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y237        FDPE (Prop_fdpe_C_Q)         0.100     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.181     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X33Y237        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.973     0.973    my_clock/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.028    -1.055 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.027    -0.028    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  my_clock/inst/clkout3_buf/O
                         net (fo=2672, routed)        0.854     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X33Y237        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.193     0.663    
    SLICE_X33Y237        FDCE (Remov_fdce_C_CLR)     -0.069     0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.388ns (15.627%)  route 2.095ns (84.373%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y251        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y251        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X38Y251        FDCE (Recov_fdce_C_CLR)     -0.154    38.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 30.312    

Slack (MET) :             30.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.388ns (15.627%)  route 2.095ns (84.373%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y251        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y251        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X38Y251        FDCE (Recov_fdce_C_CLR)     -0.154    38.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                 30.312    

Slack (MET) :             30.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X39Y250        FDCE (Recov_fdce_C_CLR)     -0.212    38.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.422    

Slack (MET) :             30.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X39Y250        FDCE (Recov_fdce_C_CLR)     -0.212    38.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.422    

Slack (MET) :             30.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X39Y250        FDCE (Recov_fdce_C_CLR)     -0.212    38.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.422    

Slack (MET) :             30.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X39Y250        FDCE (Recov_fdce_C_CLR)     -0.212    38.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.422    

Slack (MET) :             30.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X38Y250        FDCE (Recov_fdce_C_CLR)     -0.154    38.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.480    

Slack (MET) :             30.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X38Y250        FDCE (Recov_fdce_C_CLR)     -0.154    38.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.480    

Slack (MET) :             30.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X38Y250        FDCE (Recov_fdce_C_CLR)     -0.154    38.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.480    

Slack (MET) :             30.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.388ns (16.765%)  route 1.926ns (83.235%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 37.888 - 33.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.060     4.060    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.561     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y266        FDRE (Prop_fdre_C_Q)         0.259     5.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.639     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y266        LUT6 (Prop_lut6_I2_O)        0.043     6.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.541     7.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X38Y263        LUT4 (Prop_lut4_I0_O)        0.043     7.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.527     7.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y251        LUT1 (Prop_lut1_I0_O)        0.043     7.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.220     8.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y250        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.436    36.436    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.369    37.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y250        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.810    38.698    
                         clock uncertainty           -0.035    38.662    
    SLICE_X38Y250        FDCE (Recov_fdce_C_CLR)     -0.154    38.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 30.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.312%)  route 0.136ns (57.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.136     3.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X35Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X35Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.579     2.907    
    SLICE_X35Y241        FDCE (Remov_fdce_C_CLR)     -0.069     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.312%)  route 0.136ns (57.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.136     3.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X35Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X35Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.579     2.907    
    SLICE_X35Y241        FDPE (Remov_fdpe_C_PRE)     -0.072     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.330%)  route 0.154ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X42Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X42Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.598     2.887    
    SLICE_X42Y241        FDCE (Remov_fdce_C_CLR)     -0.050     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.330%)  route 0.154ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X42Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X42Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.598     2.887    
    SLICE_X42Y241        FDPE (Remov_fdpe_C_PRE)     -0.052     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.330%)  route 0.154ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X42Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.598     2.887    
    SLICE_X42Y241        FDPE (Remov_fdpe_C_PRE)     -0.052     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.330%)  route 0.154ns (60.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X42Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.598     2.887    
    SLICE_X42Y241        FDPE (Remov_fdpe_C_PRE)     -0.052     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.005%)  route 0.156ns (60.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X44Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X44Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.579     2.906    
    SLICE_X44Y241        FDCE (Remov_fdce_C_CLR)     -0.069     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.005%)  route 0.156ns (60.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X44Y241        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X44Y241        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.579     2.906    
    SLICE_X44Y241        FDCE (Remov_fdce_C_CLR)     -0.069     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.005%)  route 0.156ns (60.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y241        FDPE (Prop_fdpe_C_Q)         0.100     2.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X44Y241        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X44Y241        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.579     2.906    
    SLICE_X44Y241        FDPE (Remov_fdpe_C_PRE)     -0.072     2.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X40Y244        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y244        FDPE (Prop_fdpe_C_Q)         0.091     2.965 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.134     3.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X42Y244        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.599     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X42Y244        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.598     2.888    
    SLICE_X42Y244        FDPE (Remov_fdpe_C_PRE)     -0.090     2.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.301    





