<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-06-08, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="128"><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X38Y105.C</twDriver><twLoad>SLICE_X38Y104.A3</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X39Y105.A</twDriver><twLoad>SLICE_X38Y104.B4</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X39Y106.B</twDriver><twLoad>SLICE_X38Y104.C1</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X38Y105.B</twDriver><twLoad>SLICE_X38Y104.D3</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y103.B</twDriver><twLoad>SLICE_X40Y104.A4</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y104.A</twDriver><twLoad>SLICE_X40Y104.B3</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X39Y104.C</twDriver><twLoad>SLICE_X40Y104.C5</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y104.D</twDriver><twLoad>SLICE_X40Y104.D6</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y100.D</twDriver><twLoad>SLICE_X46Y102.A3</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y101.B</twDriver><twLoad>SLICE_X46Y102.B3</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y102.A</twDriver><twLoad>SLICE_X46Y102.C1</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y101.A</twDriver><twLoad>SLICE_X46Y102.D2</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y103.C</twDriver><twLoad>SLICE_X46Y103.A3</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y104.C</twDriver><twLoad>SLICE_X46Y103.B3</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y104.A</twDriver><twLoad>SLICE_X46Y103.C4</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y104.C</twDriver><twLoad>SLICE_X46Y103.D6</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X48Y104.A</twDriver><twLoad>SLICE_X50Y104.A1</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X51Y104.B</twDriver><twLoad>SLICE_X50Y104.B5</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X49Y104.A</twDriver><twLoad>SLICE_X50Y104.C2</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X51Y105.A</twDriver><twLoad>SLICE_X50Y104.D2</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X52Y107.C</twDriver><twLoad>SLICE_X52Y106.A3</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X53Y106.C</twDriver><twLoad>SLICE_X52Y106.B6</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X53Y107.B</twDriver><twLoad>SLICE_X52Y106.C1</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X51Y106.D</twDriver><twLoad>SLICE_X52Y106.D6</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y102.D</twDriver><twLoad>SLICE_X66Y102.A5</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y101.A</twDriver><twLoad>SLICE_X66Y102.B4</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y103.C</twDriver><twLoad>SLICE_X66Y102.C6</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y103.B</twDriver><twLoad>SLICE_X66Y102.D5</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X66Y103.A</twDriver><twLoad>SLICE_X67Y104.A4</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X67Y103.D</twDriver><twLoad>SLICE_X67Y104.B6</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X68Y104.B</twDriver><twLoad>SLICE_X67Y104.C2</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X69Y104.C</twDriver><twLoad>SLICE_X67Y104.D5</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X42Y112.C</twDriver><twLoad>SLICE_X42Y111.A3</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X42Y112.A</twDriver><twLoad>SLICE_X42Y111.B2</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X43Y111.D</twDriver><twLoad>SLICE_X42Y111.C3</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X41Y111.D</twDriver><twLoad>SLICE_X42Y111.D6</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y112.B</twDriver><twLoad>SLICE_X44Y111.A3</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y113.B</twDriver><twLoad>SLICE_X44Y111.B6</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y112.D</twDriver><twLoad>SLICE_X44Y111.C6</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X45Y112.A</twDriver><twLoad>SLICE_X44Y111.D2</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X56Y108.B</twDriver><twLoad>SLICE_X57Y109.A3</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X56Y109.C</twDriver><twLoad>SLICE_X57Y109.B6</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X58Y109.A</twDriver><twLoad>SLICE_X57Y109.C1</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X56Y109.B</twDriver><twLoad>SLICE_X57Y109.D3</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X58Y111.B</twDriver><twLoad>SLICE_X58Y110.A3</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X59Y110.B</twDriver><twLoad>SLICE_X58Y110.B5</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X58Y111.D</twDriver><twLoad>SLICE_X58Y110.C4</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X59Y111.A</twDriver><twLoad>SLICE_X58Y110.D2</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X62Y118.B</twDriver><twLoad>SLICE_X60Y118.A4</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X63Y118.D</twDriver><twLoad>SLICE_X60Y118.B3</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X62Y119.B</twDriver><twLoad>SLICE_X60Y118.C3</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X63Y119.C</twDriver><twLoad>SLICE_X60Y118.D4</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X62Y119.A</twDriver><twLoad>SLICE_X60Y119.A6</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X61Y119.A</twDriver><twLoad>SLICE_X60Y119.B3</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X61Y119.C</twDriver><twLoad>SLICE_X60Y119.C5</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X61Y120.B</twDriver><twLoad>SLICE_X60Y119.D5</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X77Y117.A</twDriver><twLoad>SLICE_X76Y118.A4</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X77Y117.D</twDriver><twLoad>SLICE_X76Y118.B6</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X79Y118.C</twDriver><twLoad>SLICE_X76Y118.C5</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X75Y118.C</twDriver><twLoad>SLICE_X76Y118.D5</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X78Y119.C</twDriver><twLoad>SLICE_X78Y118.A5</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X79Y119.A</twDriver><twLoad>SLICE_X78Y118.B4</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X80Y119.B</twDriver><twLoad>SLICE_X78Y118.C3</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X79Y119.B</twDriver><twLoad>SLICE_X78Y118.D5</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y90.C</twDriver><twLoad>SLICE_X0Y91.A3</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y90.D</twDriver><twLoad>SLICE_X0Y91.B6</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y90.C</twDriver><twLoad>SLICE_X0Y91.C5</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y91.B</twDriver><twLoad>SLICE_X0Y91.D3</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X2Y91.A</twDriver><twLoad>SLICE_X0Y92.A6</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y92.D</twDriver><twLoad>SLICE_X0Y92.B1</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y93.C</twDriver><twLoad>SLICE_X0Y92.C6</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y93.D</twDriver><twLoad>SLICE_X0Y92.D4</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y101.D</twDriver><twLoad>SLICE_X0Y100.A2</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y100.D</twDriver><twLoad>SLICE_X0Y100.B1</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y101.D</twDriver><twLoad>SLICE_X0Y100.C4</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y101.C</twDriver><twLoad>SLICE_X0Y100.D6</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y98.C</twDriver><twLoad>SLICE_X1Y99.A4</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y98.B</twDriver><twLoad>SLICE_X1Y99.B1</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y98.C</twDriver><twLoad>SLICE_X1Y99.C5</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y99.D</twDriver><twLoad>SLICE_X1Y99.D6</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y111.B</twDriver><twLoad>SLICE_X0Y112.A4</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y112.D</twDriver><twLoad>SLICE_X0Y112.B1</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y111.A</twDriver><twLoad>SLICE_X0Y112.C2</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y112.B</twDriver><twLoad>SLICE_X0Y112.D3</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y120.A</twDriver><twLoad>SLICE_X0Y119.A4</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y121.B</twDriver><twLoad>SLICE_X0Y119.B5</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y121.A</twDriver><twLoad>SLICE_X0Y119.C1</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y119.D</twDriver><twLoad>SLICE_X0Y119.D6</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y114.D</twDriver><twLoad>SLICE_X1Y114.A5</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y113.C</twDriver><twLoad>SLICE_X1Y114.B3</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y115.A</twDriver><twLoad>SLICE_X1Y114.C2</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y113.C</twDriver><twLoad>SLICE_X1Y114.D5</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y117.D</twDriver><twLoad>SLICE_X1Y117.A5</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y118.B</twDriver><twLoad>SLICE_X1Y117.B5</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y118.C</twDriver><twLoad>SLICE_X1Y117.C3</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y120.D</twDriver><twLoad>SLICE_X1Y117.D6</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X32Y130.C</twDriver><twLoad>SLICE_X32Y129.A5</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X33Y129.D</twDriver><twLoad>SLICE_X32Y129.B1</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X33Y129.A</twDriver><twLoad>SLICE_X32Y129.C1</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X33Y130.B</twDriver><twLoad>SLICE_X32Y129.D5</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X35Y130.A</twDriver><twLoad>SLICE_X34Y130.A6</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X35Y131.C</twDriver><twLoad>SLICE_X34Y130.B1</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X35Y131.A</twDriver><twLoad>SLICE_X34Y130.C2</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X35Y130.B</twDriver><twLoad>SLICE_X34Y130.D3</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X49Y128.A</twDriver><twLoad>SLICE_X46Y128.A5</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y128.B</twDriver><twLoad>SLICE_X46Y128.B5</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X48Y129.A</twDriver><twLoad>SLICE_X46Y128.C4</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y128.C</twDriver><twLoad>SLICE_X46Y128.D1</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X48Y129.D</twDriver><twLoad>SLICE_X47Y129.A2</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X47Y130.B</twDriver><twLoad>SLICE_X47Y129.B6</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y130.D</twDriver><twLoad>SLICE_X47Y129.C4</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X46Y130.B</twDriver><twLoad>SLICE_X47Y129.D3</twLoad></twSigConn><twSigConn><twSig>Ring[8].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y65.C</twDriver><twLoad>SLICE_X0Y64.A1</twLoad></twSigConn><twSigConn><twSig>Ring[9].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y63.A</twDriver><twLoad>SLICE_X0Y64.B4</twLoad></twSigConn><twSigConn><twSig>Ring[10].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y63.A</twDriver><twLoad>SLICE_X0Y64.C2</twLoad></twSigConn><twSigConn><twSig>Ring[11].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X3Y65.A</twDriver><twLoad>SLICE_X0Y64.D1</twLoad></twSigConn><twSigConn><twSig>Ring[12].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X2Y65.A</twDriver><twLoad>SLICE_X0Y66.A6</twLoad></twSigConn><twSigConn><twSig>Ring[13].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X2Y65.B</twDriver><twLoad>SLICE_X0Y66.B4</twLoad></twSigConn><twSigConn><twSig>Ring[14].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y65.C</twDriver><twLoad>SLICE_X0Y66.C5</twLoad></twSigConn><twSigConn><twSig>Ring[15].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y66.B</twDriver><twLoad>SLICE_X0Y66.D3</twLoad></twSigConn><twSigConn><twSig>Ring[0].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y69.C</twDriver><twLoad>SLICE_X1Y69.A3</twLoad></twSigConn><twSigConn><twSig>Ring[1].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y69.D</twDriver><twLoad>SLICE_X1Y69.B1</twLoad></twSigConn><twSigConn><twSig>Ring[2].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y69.B</twDriver><twLoad>SLICE_X1Y69.C6</twLoad></twSigConn><twSigConn><twSig>Ring[3].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y68.B</twDriver><twLoad>SLICE_X1Y69.D2</twLoad></twSigConn><twSigConn><twSig>Ring[4].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X1Y73.A</twDriver><twLoad>SLICE_X1Y72.A4</twLoad></twSigConn><twSigConn><twSig>Ring[5].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X3Y70.A</twDriver><twLoad>SLICE_X1Y72.B4</twLoad></twSigConn><twSigConn><twSig>Ring[6].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y72.A</twDriver><twLoad>SLICE_X1Y72.C1</twLoad></twSigConn><twSigConn><twSig>Ring[7].Ring/c&lt;1&gt;</twSig><twDriver>SLICE_X0Y73.B</twDriver><twLoad>SLICE_X1Y72.D5</twLoad></twSigConn></twCycles><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>128699</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5192</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.843</twMinPer></twConstHead><twPathRptBanner iPaths="130" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_35 (SLICE_X65Y62.D1), 130 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_35</twDest><twTotPathDel>7.585</twTotPathDel><twClkSkew dest = "1.160" src = "1.336">0.176</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_35</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X80Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X80Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0003</twComp><twBEL>E2M/EC/rx_state_cmp_gt00031</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0003</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N186</twComp><twBEL>E2M/EC/tx_packet_payload_65_mux0000311</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>E2M/EC/N186</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N148</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>E2M/EC/N148</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_35</twBEL></twPathDel><twLogDel>0.875</twLogDel><twRouteDel>6.710</twRouteDel><twTotDel>7.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.689</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_35</twDest><twTotPathDel>7.115</twTotPathDel><twClkSkew dest = "0.142" src = "0.156">0.014</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_35</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X64Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp><twBEL>E2M/EC/rx_command_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/EC/N217</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N148</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>E2M/EC/N148</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_35</twBEL></twPathDel><twLogDel>0.875</twLogDel><twRouteDel>6.240</twRouteDel><twTotDel>7.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.808</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_35</twDest><twTotPathDel>6.997</twTotPathDel><twClkSkew dest = "0.142" src = "0.155">0.013</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_35</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X64Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp><twBEL>E2M/EC/rx_command_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/EC/N217</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N148</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>E2M/EC/N148</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;35&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;35&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_35</twBEL></twPathDel><twLogDel>0.875</twLogDel><twRouteDel>6.122</twRouteDel><twTotDel>6.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="130" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_43 (SLICE_X64Y59.D1), 130 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_43</twDest><twTotPathDel>7.659</twTotPathDel><twClkSkew dest = "1.250" src = "1.336">0.086</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X80Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X80Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0003</twComp><twBEL>E2M/EC/rx_state_cmp_gt00031</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0003</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N186</twComp><twBEL>E2M/EC/tx_packet_payload_65_mux0000311</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>E2M/EC/N186</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N148</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>E2M/EC/N148</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;43&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;43&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_43</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>6.802</twRouteDel><twTotDel>7.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.628</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_43</twDest><twTotPathDel>7.189</twTotPathDel><twClkSkew dest = "1.250" src = "1.251">0.001</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X64Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp><twBEL>E2M/EC/rx_command_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.740</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/EC/N217</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N148</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>E2M/EC/N148</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;43&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;43&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_43</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>6.332</twRouteDel><twTotDel>7.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.747</twSlack><twSrc BELType="FF">E2M/EC/rx_command_counter_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_43</twDest><twTotPathDel>7.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/rx_command_counter_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_43</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X64Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp><twBEL>E2M/EC/rx_command_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>E2M/EC/rx_command_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N143</twComp><twBEL>E2M/EC/tx_ll_sof_out_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>E2M/EC/N143</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_eq0030</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y74.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/EC/N217</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N148</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;212</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>E2M/EC/N148</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;25&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;82</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>E2M/EC/N1621</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;43&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;43&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_43</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>6.214</twRouteDel><twTotDel>7.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="241" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X50Y64.B1), 241 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>7.590</twTotPathDel><twClkSkew dest = "1.147" src = "1.291">0.144</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_mem_length_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;10&gt;</twComp><twBEL>E2M/EC/rx_mem_length_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.412</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut&lt;2&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y69.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N550</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N693</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>1.440</twLogDel><twRouteDel>6.150</twRouteDel><twTotDel>7.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_15</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>7.369</twTotPathDel><twClkSkew dest = "1.147" src = "1.262">0.115</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_mem_length_15</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X45Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;18&gt;</twComp><twBEL>E2M/EC/rx_mem_length_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.256</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y69.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut&lt;4&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N550</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N693</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>5.994</twRouteDel><twTotDel>7.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_6</twDest><twTotPathDel>7.312</twTotPathDel><twClkSkew dest = "1.147" src = "1.291">0.144</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_mem_length_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;10&gt;</twComp><twBEL>E2M/EC/rx_mem_length_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y68.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut&lt;3&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y69.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>E2M/EC/tx_header_buffer_len_mux0000&lt;3&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N550</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>N693</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;6&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_6</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>5.903</twRouteDel><twTotDel>7.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU5), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_11</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "0.786" src = "0.561">-0.225</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/rx_reg_value_11</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X31Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;14&gt;</twComp><twBEL>E2M/EC/rx_reg_value_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.DIADIU5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y16.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU14), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_29</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew dest = "0.786" src = "0.566">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/rx_reg_value_29</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X29Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;30&gt;</twComp><twBEL>E2M/EC/rx_reg_value_29</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.DIADIU14</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.395</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y16.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.395</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU13), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_27</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "0.786" src = "0.566">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/rx_reg_value_27</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X29Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;30&gt;</twComp><twBEL>E2M/EC/rx_reg_value_27</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y16.DIADIU13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.401</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y16.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X2Y10.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU" locationPin="RAMB36_X2Y10.CLKARDCLKU" clockNet="clk_125_eth"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.054</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X77Y63.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.078</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X77Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y63.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X77Y63.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X77Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y63.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;7&gt;/SR" logResource="E2M/delayCtrl0Reset_4/SR" locationPin="SLICE_X74Y63.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="43" type="MINHIGHPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;7&gt;/SR" logResource="E2M/delayCtrl0Reset_4/SR" locationPin="SLICE_X74Y63.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="44" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;7&gt;/SR" logResource="E2M/delayCtrl0Reset_5/SR" locationPin="SLICE_X74Y63.SR" clockNet="E2M/hardResetClockLockLow_inv"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>7226</twItemCnt><twErrCntSetup>55</twErrCntSetup><twErrCntEndPt>55</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2109</twEndPtCnt><twPathErrCnt>55</twPathErrCnt><twMinPer>23.671</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sh/outputMemoryWriteData_3 (SLICE_X6Y31.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.929</twSlack><twSrc BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType="FF">sh/outputMemoryWriteData_3</twDest><twTotPathDel>2.806</twTotPathDel><twClkSkew dest = "1.850" src = "6.767">4.917</twClkSkew><twDelConst>1.963</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType='FF'>sh/outputMemoryWriteData_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sh/douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>sh/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>sh/outputMemoryWriteData_mux0000&lt;3&gt;1</twBEL><twBEL>sh/outputMemoryWriteData_3</twBEL></twPathDel><twLogDel>2.208</twLogDel><twRouteDel>0.598</twRouteDel><twTotDel>2.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="64.768">clk_user_interface</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sh/outputMemoryWriteData_7 (SLICE_X6Y26.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.912</twSlack><twSrc BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType="FF">sh/outputMemoryWriteData_7</twDest><twTotPathDel>2.806</twTotPathDel><twClkSkew dest = "1.858" src = "6.758">4.900</twClkSkew><twDelConst>1.963</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType='FF'>sh/outputMemoryWriteData_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y5.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y5.DOADOU1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>sh/douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>sh/outputMemoryWriteData&lt;7&gt;</twComp><twBEL>sh/outputMemoryWriteData_mux0000&lt;7&gt;1</twBEL><twBEL>sh/outputMemoryWriteData_7</twBEL></twPathDel><twLogDel>2.208</twLogDel><twRouteDel>0.598</twRouteDel><twTotDel>2.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="64.768">clk_user_interface</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sh/outputMemoryWriteData_1 (SLICE_X6Y31.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.906</twSlack><twSrc BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType="FF">sh/outputMemoryWriteData_1</twDest><twTotPathDel>2.783</twTotPathDel><twClkSkew dest = "1.850" src = "6.767">4.917</twClkSkew><twDelConst>1.963</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twSrc><twDest BELType='FF'>sh/outputMemoryWriteData_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.DOADOU0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>sh/douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>sh/outputMemoryWriteData&lt;3&gt;</twComp><twBEL>sh/outputMemoryWriteData_mux0000&lt;1&gt;1</twBEL><twBEL>sh/outputMemoryWriteData_1</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>0.576</twRouteDel><twTotDel>2.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="64.768">clk_user_interface</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/slowRmemCount_3 (SLICE_X8Y46.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">sh/slowRmemCount_3</twSrc><twDest BELType="FF">sh/slowRmemCount_3</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/slowRmemCount_3</twSrc><twDest BELType='FF'>sh/slowRmemCount_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X8Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/slowRmemCount&lt;3&gt;</twComp><twBEL>sh/slowRmemCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>sh/slowRmemCount&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>sh/slowRmemCount&lt;3&gt;</twComp><twBEL>sh/slowRmemCount_mux0000&lt;2&gt;</twBEL><twBEL>sh/slowRmemCount_3</twBEL></twPathDel><twLogDel>0.313</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>65.3</twPctLog><twPctRoute>34.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/resp_wait_count_3 (SLICE_X2Y44.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">sh/resp_wait_count_3</twSrc><twDest BELType="FF">sh/resp_wait_count_3</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/resp_wait_count_3</twSrc><twDest BELType='FF'>sh/resp_wait_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X2Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/resp_wait_count&lt;3&gt;</twComp><twBEL>sh/resp_wait_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.175</twDelInfo><twComp>sh/resp_wait_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>sh/resp_wait_count&lt;3&gt;</twComp><twBEL>sh/resp_wait_count_mux0000&lt;3&gt;_f7</twBEL><twBEL>sh/resp_wait_count_3</twBEL></twPathDel><twLogDel>0.308</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/register32Address_3 (SLICE_X20Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.487</twSlack><twSrc BELType="FF">sh/register32Address_3</twSrc><twDest BELType="FF">sh/register32Address_3</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/register32Address_3</twSrc><twDest BELType='FF'>sh/register32Address_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X20Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/register32Address&lt;3&gt;</twComp><twBEL>sh/register32Address_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>sh/register32Address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>sh/register32Address&lt;3&gt;</twComp><twBEL>sh/register32Address_mux0000&lt;4&gt;_f7</twBEL><twBEL>sh/register32Address_3</twBEL></twPathDel><twLogDel>0.313</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.888" period="5.888" constraintValue="2.944" deviceLimit="1.500" physResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" logResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="clk_user_interface"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_150_200" slack="2.888" period="5.888" constraintValue="2.944" deviceLimit="1.500" physResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" logResource="sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="clk_user_interface"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL" locationPin="RAMB36_X2Y10.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.299</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.803</twTotPathDel><twClkSkew dest = "0.698" src = "0.650">-0.048</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>1.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.440</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_4</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.691</twTotPathDel><twClkSkew dest = "0.698" src = "0.621">-0.077</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_4</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>0.899</twRouteDel><twTotDel>1.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.473</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.629</twTotPathDel><twClkSkew dest = "0.698" src = "0.650">-0.048</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.816</twRouteDel><twTotDel>1.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y15.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.770" src = "0.578">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X88Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.567</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y15.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.750" src = "0.578">-0.172</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X88Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y15.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.567</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y15.REGCLKARDRCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>6.3</twPctLog><twPctRoute>93.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.599</twTotPathDel><twClkSkew dest = "0.750" src = "0.593">-0.157</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.580</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckc_WREN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.580</twRouteDel><twTotDel>0.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>3.2</twPctLog><twPctRoute>96.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.572</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_6</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.744</twTotPathDel><twClkSkew dest = "0.750" src = "0.578">-0.172</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_6</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIBDIL6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.616</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>0.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_WRCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_RDCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" locationPin="RAMB36_X3Y15.CLKARDCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tcl" slack="29.382" period="30.200" constraintValue="15.100" deviceLimit="0.409" physResource="E2M/EC/sysACECounter&lt;1&gt;/CLK" logResource="E2M/EC/sysACECounter_1/CK" locationPin="SLICE_X86Y78.CLK" clockNet="E2M/EC/sysACE_clk_o"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.840</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>19.600</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>3.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X94Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="84"><twSlack>3.531</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X94Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>3.531</twTotDel><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="85" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.077</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>19.363</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X94Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.674</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.674</twRouteDel><twTotDel>4.077</twTotDel><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="88"><twSlack>3.747</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X94Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>1.540</twRouteDel><twTotDel>3.747</twTotDel><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="89" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.506</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.654</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L4.PAD</twSrcSite><twPathDel><twSite>L4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>1.252</twRouteDel><twTotDel>2.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>0.675</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>U7.PAD</twSrcSite><twPathDel><twSite>U7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>sysACE_MPDATA&lt;5&gt;</twComp><twBEL>sysACE_MPDATA&lt;5&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B5/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.223</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>2.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>0.677</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J5.PAD</twSrcSite><twPathDel><twSite>J5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>1.219</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="96"><twSlack>1.490</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;15&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;15&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J6.PAD</twSrcSite><twPathDel><twSite>J6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>sysACE_MPDATA&lt;15&gt;</twComp><twBEL>sysACE_MPDATA&lt;15&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B15/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
</twPathRptBanner><twRacePath anchorID="97"><twSlack>1.511</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;3&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;3&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>H7.PAD</twSrcSite><twPathDel><twSite>H7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>sysACE_MPDATA&lt;3&gt;</twComp><twBEL>sysACE_MPDATA&lt;3&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B3/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y18.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y18.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>0.908</twRouteDel><twTotDel>1.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y92.D2), 1 path
</twPathRptBanner><twRacePath anchorID="98"><twSlack>1.522</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACE_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACE_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/sysACE_state_FSM_FFd1</twComp><twBEL>E2M/EC/sysACE_state_FSM_FFd1-In1</twBEL><twBEL>E2M/EC/sysACE_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.753</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>437</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.235</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.287</twTotPathDel><twClkSkew dest = "1.598" src = "1.511">-0.087</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y192.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.520</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.520</twRouteDel><twTotDel>7.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "1.598" src = "1.505">-0.093</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.259</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.259</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.251</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.699</twTotPathDel><twClkSkew dest = "1.598" src = "1.513">-0.085</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y195.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.932</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.932</twRouteDel><twTotDel>6.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y17.DIPADIPL0), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twTotPathDel>0.530</twTotPathDel><twClkSkew dest = "0.763" src = "0.593">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X95Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.DIPADIPL0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.402</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.402</twRouteDel><twTotDel>0.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (SLICE_X95Y89.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew dest = "0.638" src = "0.600">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X97Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_dv_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram&lt;0&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0_and0000_norst1_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6 (SLICE_X94Y93.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6</twDest><twTotPathDel>0.524</twTotPathDel><twClkSkew dest = "0.682" src = "0.616">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X96Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y93.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_6</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X3Y17.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL" locationPin="RAMB36_X3Y17.REGCLKARDRCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X3Y16.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.250</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X91Y55.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>6.750</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>1.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y55.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y55.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>1.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X86Y52.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>6.938</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>1.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y52.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.608</twRouteDel><twTotDel>1.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X93Y51.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathFromToDelay"><twSlack>7.007</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twTotPathDel>0.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X94Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.551</twRouteDel><twTotDel>0.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X89Y49.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="123"><twSlack>0.550</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X94Y51.B4), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>0.572</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X94Y61.D4), 1 path
</twPathRptBanner><twRacePath anchorID="125"><twSlack>0.575</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y61.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="126" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.432</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X47Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>3.568</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>4.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.389</twLogDel><twRouteDel>3.043</twRouteDel><twTotDel>4.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X66Y50.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>6.290</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>1.710</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X82Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y50.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.140</twRouteDel><twTotDel>1.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y54.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>6.700</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>1.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.848</twRouteDel><twTotDel>1.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X91Y54.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="133"><twSlack>0.975</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X82Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X66Y50.A5), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>1.352</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X82Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>1.048</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X47Y47.SR), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>3.783</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X82Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X82Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.350</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>2.800</twRouteDel><twTotDel>3.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="136" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.744</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X103Y51.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>0.256</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.783</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X103Y51.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>0.256</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.783</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X103Y51.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>0.256</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X97Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.781</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>3.783</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (SLICE_X94Y49.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="143"><twSlack>0.611</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X94Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y49.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.067</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X94Y48.A6), 1 path
</twPathRptBanner><twRacePath anchorID="144"><twSlack>0.618</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.071</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;4&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.343</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X84Y45.AX), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>0.622</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>0.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="146" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.321</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X95Y49.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>8.679</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>1.165</twTotPathDel><twClkSkew dest = "0.599" src = "0.673">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X98Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y49.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>1.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X94Y50.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>8.767</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>1.116</twTotPathDel><twClkSkew dest = "0.624" src = "0.659">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>1.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X95Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>8.790</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twTotPathDel>1.054</twTotPathDel><twClkSkew dest = "0.599" src = "0.673">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X98Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.615</twRouteDel><twTotDel>1.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X95Y48.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="153"><twSlack>0.546</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew dest = "0.651" src = "0.600">0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X95Y48.CX), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>0.557</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "0.651" src = "0.600">0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X95Y48.DX), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.557</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "0.651" src = "0.600">0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.969</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X86Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>7.031</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>0.969</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X90Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.527</twRouteDel><twTotDel>0.969</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X86Y90.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="159"><twSlack>0.670</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X90Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>0.670</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="160" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="161" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.903</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X85Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>4.097</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.751</twTotPathDel><twClkSkew dest = "0.543" src = "0.613">0.070</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X86Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X92Y101.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>4.157</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twTotPathDel>0.798</twTotPathDel><twClkSkew dest = "0.142" src = "0.152">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X93Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y101.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.445</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X91Y100.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>4.165</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "0.143" src = "0.181">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X90Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y100.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X92Y101.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="168"><twSlack>0.444</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twClkSkew dest = "0.152" src = "0.142">0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X93Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X92Y101.AX), 1 path
</twPathRptBanner><twRacePath anchorID="169"><twSlack>0.450</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twClkSkew dest = "0.152" src = "0.142">0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X93Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X92Y101.DX), 1 path
</twPathRptBanner><twRacePath anchorID="170"><twSlack>0.454</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twClkSkew dest = "0.152" src = "0.142">0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X93Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>48358</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>609</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.784</twMaxDel></twConstHead><twPathRptBanner iPaths="1094" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X50Y66.D1), 1094 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>0.216</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_11</twDest><twTotPathDel>7.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_11</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X43Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X43Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr&lt;8&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N397</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;11&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twLogDel>2.546</twLogDel><twRouteDel>5.238</twRouteDel><twTotDel>7.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>0.238</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_11</twDest><twTotPathDel>7.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_11</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X42Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X42Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left&lt;0&gt;_rt.1</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr&lt;8&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N397</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;11&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twLogDel>2.663</twLogDel><twRouteDel>5.099</twRouteDel><twTotDel>7.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>0.263</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_11</twDest><twTotPathDel>7.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;10&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;9&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr&lt;8&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N397</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;11&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_11</twBEL></twPathDel><twLogDel>2.447</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>7.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1094" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X51Y66.D1), 1094 paths
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>0.254</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X43Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X43Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;3&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr&lt;8&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N397</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.546</twLogDel><twRouteDel>5.200</twRouteDel><twTotDel>7.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>0.276</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X42Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X42Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y57.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left&lt;0&gt;_rt.1</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr&lt;8&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N397</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.663</twLogDel><twRouteDel>5.061</twRouteDel><twTotDel>7.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>0.301</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>7.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;10&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;9&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/rx_mem_start_length&lt;0&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y61.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sh/testPUF/NIST/test4/calculate_chi_sqr1/v3_sqr&lt;8&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;1</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.720</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N397</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>E2M/EC/N53</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>2.447</twLogDel><twRouteDel>5.252</twRouteDel><twTotDel>7.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_11 (SLICE_X72Y62.D1), 50 paths
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>0.303</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_11</twDest><twTotPathDel>7.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;0&gt;</twComp><twBEL>E2M/EC/tx_read_len_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.959</twDelInfo><twComp>E2M/EC/tx_read_len&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N362</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N362</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/hardResetClockLockLow_inv</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N832</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_11</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.861</twRouteDel><twTotDel>7.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.608</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_11</twDest><twTotPathDel>7.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_11</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X43Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X43Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;12&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N532</twComp><twBEL>E2M/EC/tx_state_cmp_eq0027127</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>E2M/EC/tx_state_cmp_eq0027127</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N847</twComp><twBEL>E2M/EC/tx_state_cmp_eq0027260</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>E2M/EC/tx_state_cmp_eq0027</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/hardResetClockLockLow_inv</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N832</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_11</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>6.462</twRouteDel><twTotDel>7.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.638</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_11</twDest><twTotPathDel>7.362</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X46Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;0&gt;</twComp><twBEL>E2M/EC/tx_read_len_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.624</twDelInfo><twComp>E2M/EC/tx_read_len&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N362</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N362</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/hardResetClockLockLow_inv</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N832</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_11</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.526</twRouteDel><twTotDel>7.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X51Y66.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="190"><twSlack>0.480</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X51Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y66.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;4&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_10 (SLICE_X36Y67.C6), 1 path
</twPathRptBanner><twRacePath anchorID="191"><twSlack>0.495</twSlack><twSrc BELType="FF">E2M/EC/tx_packet_payload_10</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_packet_payload_10</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X36Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;11&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;11&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_10_mux0000</twBEL><twBEL>E2M/EC/tx_packet_payload_10</twBEL></twPathDel><twLogDel>0.216</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X50Y64.D6), 1 path
</twPathRptBanner><twRacePath anchorID="192"><twSlack>0.502</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X51Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;8&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="193" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.789</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X26Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>6.211</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>1.789</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X26Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test7/cap&lt;3&gt;</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.016</twRouteDel><twTotDel>1.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y58.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>6.304</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.696</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X26Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>1.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y58.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="198"><twSlack>1.397</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X26Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X26Y55.CE), 1 path
</twPathRptBanner><twRacePath anchorID="199"><twSlack>1.481</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X26Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>sh/testPUF/NIST/test7/cap&lt;3&gt;</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>1.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="200" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12318</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3237</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.846</twMaxDel></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_21 (SLICE_X71Y58.D1), 22 paths
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>0.154</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_21</twDest><twTotPathDel>7.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_21</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_65_mux000038</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N847</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>E2M/EC/N97</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;21&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;21&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>N799</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;21&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;21&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_21</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>6.992</twRouteDel><twTotDel>7.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>0.583</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_21</twDest><twTotPathDel>7.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;21&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;21&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>N799</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;21&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;21&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_21</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>6.189</twRouteDel><twTotDel>7.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathFromToDelay"><twSlack>0.672</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_21</twDest><twTotPathDel>7.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_21</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X66Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X66Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_65_mux000038</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N847</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>E2M/EC/N97</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;21&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;21&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>N799</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;21&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;21&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_21</twBEL></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>6.474</twRouteDel><twTotDel>7.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_11 (SLICE_X72Y62.D1), 22 paths
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>0.198</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_11</twDest><twTotPathDel>7.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_65_mux000038</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N847</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>E2M/EC/N97</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N832</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_11</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.966</twRouteDel><twTotDel>7.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathFromToDelay"><twSlack>0.451</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_11</twDest><twTotPathDel>7.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N362</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N362</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/hardResetClockLockLow_inv</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N832</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_11</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.713</twRouteDel><twTotDel>7.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>0.627</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_11</twDest><twTotPathDel>7.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.336</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y62.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>N832</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;11&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_11</twBEL></twPathDel><twLogDel>1.210</twLogDel><twRouteDel>6.163</twRouteDel><twTotDel>7.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_13 (SLICE_X72Y60.D1), 22 paths
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>0.233</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_13</twDest><twTotPathDel>7.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.417</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_65_mux000038</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>E2M/tx_ll_dst_rdy_in</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N847</twComp><twBEL>E2M/EC/tx_packet_payload_68_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>E2M/EC/N97</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>N826</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_13</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>7.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>0.520</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_13</twDest><twTotPathDel>7.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X47Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.811</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N362</twComp><twBEL>E2M/EC/N305_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N362</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;12&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>N826</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_13</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>6.644</twRouteDel><twTotDel>7.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>0.662</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_13</twDest><twTotPathDel>7.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB36_X3Y18.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;17&gt;4</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;140</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>E2M/EC/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;30_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>N826</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;13&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;13&gt;35</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_13</twBEL></twPathDel><twLogDel>1.210</twLogDel><twRouteDel>6.128</twRouteDel><twTotDel>7.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X85Y93.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_4</twSrc><twDest BELType="FF">E2M/emac_ll/rx_pre_reset_0_i_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_4</twSrc><twDest BELType='FF'>E2M/emac_ll/rx_pre_reset_0_i_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X85Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/rx_pre_reset_0_i&lt;5&gt;</twComp><twBEL>E2M/emac_ll/rx_pre_reset_0_i_5</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/tx_pre_reset_0_i_1 (SLICE_X97Y56.BX), 1 path
</twPathRptBanner><twRacePath anchorID="220"><twSlack>0.465</twSlack><twSrc BELType="FF">E2M/emac_ll/tx_pre_reset_0_i_0</twSrc><twDest BELType="FF">E2M/emac_ll/tx_pre_reset_0_i_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/tx_pre_reset_0_i_0</twSrc><twDest BELType='FF'>E2M/emac_ll/tx_pre_reset_0_i_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_0_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/tx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>E2M/emac_ll/tx_pre_reset_0_i_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_9 (SLICE_X72Y65.BX), 1 path
</twPathRptBanner><twRacePath anchorID="221"><twSlack>0.476</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_8</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_8</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X72Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;11&gt;</twComp><twBEL>E2M/delayCtrl0Reset_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;11&gt;</twComp><twBEL>E2M/delayCtrl0Reset_9</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="222" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;</twConstName><twItemCnt>1577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>929</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.150</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAU8), 3 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.852</twSlack><twSrc BELType="FF">sh/raddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>2.746</twTotPathDel><twClkSkew dest = "4.738" src = "1.933">-2.805</twClkSkew><twDelConst>1.962</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/raddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="123.648">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X6Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp><twBEL>sh/raddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sh/raddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;5&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/mem_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>58.266</twSlack><twSrc BELType="FF">sh/testPUF/mem_we</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>5.565</twTotPathDel><twClkSkew dest = "2.961" src = "1.671">-1.290</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_we</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X38Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_we</twComp><twBEL>sh/testPUF/mem_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.890</twDelInfo><twComp>sh/testPUF/mem_we</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;5&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>4.674</twRouteDel><twTotDel>5.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.520</twSlack><twSrc BELType="FF">sh/testPUF/mem_waddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.964</twTotPathDel><twClkSkew dest = "2.961" src = "2.018">-0.943</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_waddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X2Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;7&gt;</twComp><twBEL>sh/testPUF/mem_waddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;5&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>3.073</twRouteDel><twTotDel>3.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAL8), 3 paths
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.860</twSlack><twSrc BELType="FF">sh/raddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>2.746</twTotPathDel><twClkSkew dest = "4.746" src = "1.933">-2.813</twClkSkew><twDelConst>1.962</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/raddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="123.648">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X6Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp><twBEL>sh/raddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>sh/raddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;5&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/mem_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>58.274</twSlack><twSrc BELType="FF">sh/testPUF/mem_we</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>5.565</twTotPathDel><twClkSkew dest = "2.969" src = "1.671">-1.298</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_we</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X38Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_we</twComp><twBEL>sh/testPUF/mem_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.890</twDelInfo><twComp>sh/testPUF/mem_we</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;5&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>4.674</twRouteDel><twTotDel>5.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.528</twSlack><twSrc BELType="FF">sh/testPUF/mem_waddr_6</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.964</twTotPathDel><twClkSkew dest = "2.969" src = "2.018">-0.951</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_waddr_6</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X2Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;7&gt;</twComp><twBEL>sh/testPUF/mem_waddr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.289</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;5&gt;</twComp><twBEL>sh/addra&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>sh/addra&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>3.073</twRouteDel><twTotDel>3.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.ADDRAU10), 3 paths
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.974</twSlack><twSrc BELType="FF">sh/raddr_8</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>2.624</twTotPathDel><twClkSkew dest = "4.738" src = "1.933">-2.805</twClkSkew><twDelConst>1.962</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.329" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.169</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/raddr_8</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="123.648">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X6Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp><twBEL>sh/raddr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>sh/raddr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;2&gt;</twComp><twBEL>sh/addra&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>sh/addra&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>1.733</twRouteDel><twTotDel>2.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/mem_clk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>57.921</twSlack><twSrc BELType="FF">sh/testPUF/mem_we</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>5.910</twTotPathDel><twClkSkew dest = "2.961" src = "1.671">-1.290</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_we</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X38Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_we</twComp><twBEL>sh/testPUF/mem_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">4.039</twDelInfo><twComp>sh/testPUF/mem_we</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;2&gt;</twComp><twBEL>sh/addra&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>sh/addra&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>5.019</twRouteDel><twTotDel>5.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.292</twSlack><twSrc BELType="FF">sh/testPUF/mem_waddr_8</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>4.291</twTotPathDel><twClkSkew dest = "2.961" src = "1.919">-1.042</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_waddr_8</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X3Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;11&gt;</twComp><twBEL>sh/testPUF/mem_waddr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.420</twDelInfo><twComp>sh/testPUF/mem_waddr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/addra&lt;2&gt;</twComp><twBEL>sh/addra&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>sh/addra&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>3.400</twRouteDel><twTotDel>4.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/gen_challenge_16 (SLICE_X22Y97.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/C_16</twSrc><twDest BELType="FF">sh/testPUF/gen_challenge_16</twDest><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "3.686" src = "3.418">-0.268</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/challenge_gen/C_16</twSrc><twDest BELType='FF'>sh/testPUF/gen_challenge_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X26Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;19&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>sh/testPUF/gen_challenge&lt;18&gt;</twComp><twBEL>sh/testPUF/gen_challenge_mux0000&lt;16&gt;1</twBEL><twBEL>sh/testPUF/gen_challenge_16</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/gen_challenge_7 (SLICE_X16Y97.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/C_7</twSrc><twDest BELType="FF">sh/testPUF/gen_challenge_7</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "3.676" src = "3.414">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.228</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/challenge_gen/C_7</twSrc><twDest BELType='FF'>sh/testPUF/gen_challenge_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X16Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>sh/testPUF/challenge_gen/C&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.216</twDelInfo><twComp>sh/testPUF/gen_challenge&lt;7&gt;</twComp><twBEL>sh/testPUF/gen_challenge_mux0000&lt;7&gt;1</twBEL><twBEL>sh/testPUF/gen_challenge_7</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y5.DIADIU0), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">sh/testPUF/mem_din_5</twSrc><twDest BELType="RAM">sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>1.741</twTotPathDel><twClkSkew dest = "3.186" src = "1.727">-1.459</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.156" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.264</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>sh/testPUF/mem_din_5</twSrc><twDest BELType='RAM'>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X20Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/testPUF/mem_din&lt;5&gt;</twComp><twBEL>sh/testPUF/mem_din_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.DIADIU0</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">1.594</twDelInfo><twComp>sh/testPUF/mem_din&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>1.594</twRouteDel><twTotDel>1.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.805">sh/mem_clk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="247"><twPinLimitBanner>Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="248" type="MINPERIOD" name="Tdspper_P" slack="60.583" period="62.805" constraintValue="62.805" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" logResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" locationPin="DSP48_X0Y31.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="249" type="MINPERIOD" name="Tdspper_P" slack="60.583" period="62.805" constraintValue="62.805" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" logResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" locationPin="DSP48_X0Y22.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="250" type="MINPERIOD" name="Trper_CLKA" slack="60.583" period="62.805" constraintValue="62.805" deviceLimit="2.222" freqLimit="450.045" physResource="sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y5.CLKARDCLKL" clockNet="sh/mem_clk"/></twPinLimitRpt></twConst><twConst anchorID="251" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;</twConstName><twItemCnt>51242</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1893</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.750</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test2/count_ones_0 (SLICE_X4Y76.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.382</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_0</twDest><twTotPathDel>3.907</twTotPathDel><twClkSkew dest = "2.695" src = "1.968">-0.727</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_0</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>3.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.848</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test2/count_bits1_3</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_0</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew dest = "0.140" src = "0.136">-0.004</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/NIST/test2/count_bits1_3</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X4Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_bits1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_cmp_eq0000</twComp><twBEL>sh/testPUF/NIST/test2/chi_sqr_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>sh/testPUF/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_0</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.888</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test2/count_bits1_2</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_0</twDest><twTotPathDel>2.483</twTotPathDel><twClkSkew dest = "0.140" src = "0.136">-0.004</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/NIST/test2/count_bits1_2</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X4Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_bits1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_0</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test2/count_ones_1 (SLICE_X4Y76.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.382</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_1</twDest><twTotPathDel>3.907</twTotPathDel><twClkSkew dest = "2.695" src = "1.968">-0.727</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_1</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>3.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.848</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test2/count_bits1_3</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_1</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew dest = "0.140" src = "0.136">-0.004</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/NIST/test2/count_bits1_3</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X4Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_bits1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_cmp_eq0000</twComp><twBEL>sh/testPUF/NIST/test2/chi_sqr_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>sh/testPUF/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_1</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.888</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test2/count_bits1_2</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_1</twDest><twTotPathDel>2.483</twTotPathDel><twClkSkew dest = "0.140" src = "0.136">-0.004</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/NIST/test2/count_bits1_2</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X4Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_bits1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_1</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test2/count_ones_2 (SLICE_X4Y76.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>59.382</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_2</twDest><twTotPathDel>3.907</twTotPathDel><twClkSkew dest = "2.695" src = "1.968">-0.727</twClkSkew><twDelConst>62.805</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.805">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.687</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_2</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>3.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.848</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test2/count_bits1_3</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_2</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew dest = "0.140" src = "0.136">-0.004</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/NIST/test2/count_bits1_3</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X4Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_bits1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_cmp_eq0000</twComp><twBEL>sh/testPUF/NIST/test2/chi_sqr_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>sh/testPUF/N200</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_2</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>1.544</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>122.888</twSlack><twSrc BELType="FF">sh/testPUF/NIST/test2/count_bits1_2</twSrc><twDest BELType="FF">sh/testPUF/NIST/test2/count_ones_2</twDest><twTotPathDel>2.483</twTotPathDel><twClkSkew dest = "0.140" src = "0.136">-0.004</twClkSkew><twDelConst>125.610</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/NIST/test2/count_bits1_2</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test2/count_ones_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/testPUF/clk_test</twSrcClk><twPathDel><twSite>SLICE_X4Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_bits1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>sh/testPUF/NIST/test2/count_bits1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>sh/testPUF/NIST/test2/chi_sqr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y76.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>sh/testPUF/NIST/test2/count_ones&lt;3&gt;</twComp><twBEL>sh/testPUF/NIST/test2/count_ones_2</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>2.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test13/cum_sum_6 (SLICE_X23Y12.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test13/cum_sum_6</twDest><twTotPathDel>1.488</twTotPathDel><twClkSkew dest = "3.074" src = "1.830">-1.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test13/cum_sum_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.610">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.107</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>sh/testPUF/NIST/test13/cum_sum&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_lut&lt;6&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_cy&lt;7&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/cum_sum_6</twBEL></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>1.107</twRouteDel><twTotDel>1.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test13/cum_sum_7 (SLICE_X23Y12.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test13/cum_sum_7</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "3.074" src = "1.830">-1.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test13/cum_sum_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.610">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.107</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.055</twDelInfo><twComp>sh/testPUF/NIST/test13/cum_sum&lt;7&gt;</twComp><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_lut&lt;6&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_cy&lt;7&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/cum_sum_7</twBEL></twPathDel><twLogDel>0.469</twLogDel><twRouteDel>1.107</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/NIST/test13/cum_sum_10 (SLICE_X23Y13.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">sh/testPUF/test_data</twSrc><twDest BELType="FF">sh/testPUF/NIST/test13/cum_sum_10</twDest><twTotPathDel>1.646</twTotPathDel><twClkSkew dest = "3.078" src = "1.830">-1.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.243</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/test_data</twSrc><twDest BELType='FF'>sh/testPUF/NIST/test13/cum_sum_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.610">sh/clk_1</twSrcClk><twPathDel><twSite>SLICE_X18Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/test_data</twComp><twBEL>sh/testPUF/test_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twFalling">1.265</twDelInfo><twComp>sh/testPUF/test_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>sh/testPUF/NIST/test13/cum_sum&lt;11&gt;</twComp><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_lut&lt;10&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/Mcount_cum_sum_cy&lt;11&gt;</twBEL><twBEL>sh/testPUF/NIST/test13/cum_sum_10</twBEL></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>1.265</twRouteDel><twTotDel>1.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.610">sh/testPUF/clk_test</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="276"><twPinLimitBanner>Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="277" type="MINPERIOD" name="Tdspper_P" slack="123.388" period="125.610" constraintValue="125.610" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" logResource="sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK" locationPin="DSP48_X0Y31.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="278" type="MINPERIOD" name="Tdspper_P" slack="123.388" period="125.610" constraintValue="125.610" deviceLimit="2.222" freqLimit="450.045" physResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" logResource="sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK" locationPin="DSP48_X0Y22.CLK" clockNet="sh/testPUF/clk_test"/><twPinLimit anchorID="279" type="MINPERIOD" name="Tbcper_I" slack="123.944" period="125.610" constraintValue="125.610" deviceLimit="1.666" freqLimit="600.240" physResource="sh/testPUF/mux_clk_test/I0" logResource="sh/testPUF/mux_clk_test/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="sh/clk_1"/></twPinLimitRpt></twConst><twConst anchorID="280" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;</twConstName><twItemCnt>160</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>80</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.213</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X45Y111.C5), 8 paths
</twPathRptBanner><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.637</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twTotPathDel>3.066</twTotPathDel><twClkSkew dest = "1.251" src = "1.320">0.069</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X58Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[14].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;2&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twBEL></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>3.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.710</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twTotPathDel>2.993</twTotPathDel><twClkSkew dest = "1.251" src = "1.320">0.069</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X58Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[12].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;2&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twBEL></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.326</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.711</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twTotPathDel>3.025</twTotPathDel><twClkSkew dest = "1.251" src = "1.287">0.036</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X57Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;11&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[10].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/R&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;2&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture</twBEL></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>2.452</twRouteDel><twTotDel>3.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X1Y71.A2), 8 paths
</twPathRptBanner><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.836</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twTotPathDel>2.917</twTotPathDel><twClkSkew dest = "0.120" src = "0.139">0.019</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X0Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twBEL></twPathDel><twLogDel>0.685</twLogDel><twRouteDel>2.232</twRouteDel><twTotDel>2.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.189</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twTotPathDel>2.557</twTotPathDel><twClkSkew dest = "0.120" src = "0.146">0.026</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X0Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;11&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[9].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twBEL></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>1.966</twRouteDel><twTotDel>2.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.191</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twTotPathDel>2.562</twTotPathDel><twClkSkew dest = "0.120" src = "0.139">0.019</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X0Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X0Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/R&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[11].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;7&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture</twBEL></twPathDel><twLogDel>0.685</twLogDel><twRouteDel>1.877</twRouteDel><twTotDel>2.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture (SLICE_X35Y129.B1), 8 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.900</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twDest><twTotPathDel>2.877</twTotPathDel><twClkSkew dest = "0.502" src = "0.497">-0.005</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[13].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X47Y129.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[13].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/R&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y129.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;6&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.212</twRouteDel><twTotDel>2.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.169</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twDest><twTotPathDel>2.608</twTotPathDel><twClkSkew dest = "0.502" src = "0.497">-0.005</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X47Y129.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[14].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y129.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;6&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>2.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.195</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twDest><twTotPathDel>2.582</twTotPathDel><twClkSkew dest = "0.502" src = "0.497">-0.005</twClkSkew><twDelConst>7.850</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X47Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/R&lt;15&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[15].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/R&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X&lt;2&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/Ring[12].Ring/c&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/X&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y129.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;6&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[6].TRNG/Capture</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>1.917</twRouteDel><twTotDel>2.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.850">sh/clk_RNG</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X39Y104.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.449</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "0.543" src = "0.497">-0.046</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[0].TRNG/R&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[1].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[0].TRNG/R&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;0&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (SLICE_X0Y99.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[0].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "0.156" src = "0.144">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[0].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X1Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[0].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[4].TRNG/R&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;4&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (SLICE_X0Y117.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[0].Ring/Sample</twSrc><twDest BELType="FF">sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "0.155" src = "0.143">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[0].Ring/Sample</twSrc><twDest BELType='FF'>sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twSrcClk><twPathDel><twSite>SLICE_X1Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[5].TRNG/R&lt;3&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[0].Ring/Sample</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>sh/testPUF/challenge_gen/TRNG[5].TRNG/R&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>sh/testPUF/challenge_gen/RAND&lt;5&gt;</twComp><twBEL>sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR</twBEL><twBEL>sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sh/clk_RNG</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="305"><twPinLimitBanner>Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="306" type="MINLOWPULSE" name="Twpl" slack="6.150" period="7.850" constraintValue="3.925" deviceLimit="0.850" physResource="sh/testPUF/challenge_gen/C&lt;31&gt;/CLK" logResource="sh/testPUF/challenge_gen/Mshreg_C_31/CLK" locationPin="SLICE_X4Y83.CLK" clockNet="sh/clk_RNG"/><twPinLimit anchorID="307" type="MINHIGHPULSE" name="Twph" slack="6.150" period="7.850" constraintValue="3.925" deviceLimit="0.850" physResource="sh/testPUF/challenge_gen/C&lt;31&gt;/CLK" logResource="sh/testPUF/challenge_gen/Mshreg_C_31/CLK" locationPin="SLICE_X4Y83.CLK" clockNet="sh/clk_RNG"/><twPinLimit anchorID="308" type="MINLOWPULSE" name="Twpl" slack="6.150" period="7.850" constraintValue="3.925" deviceLimit="0.850" physResource="sh/testPUF/challenge_gen/C&lt;29&gt;/CLK" logResource="sh/testPUF/challenge_gen/Mshreg_C_29/CLK" locationPin="SLICE_X8Y107.CLK" clockNet="sh/clk_RNG"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="309"><twConstRollup name="TS_CLK_USER_INTERFACE" fullName="TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;" type="origin" depth="0" requirement="5.888" prefType="period" actual="23.671" actualRollup="2.410" errors="55" errorRollup="0" items="7226" itemsRollup="52979"/><twConstRollup name="TS_sh_CLOCK_TRNG1_CLKOUT0_BUF" fullName="TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT0_BUF&quot;         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;" type="child" depth="1" requirement="62.805" prefType="period" actual="22.150" actualRollup="N/A" errors="0" errorRollup="0" items="1577" itemsRollup="0"/><twConstRollup name="TS_sh_CLOCK_TRNG1_CLKOUT1_BUF" fullName="TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT1_BUF&quot;         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;" type="child" depth="1" requirement="125.611" prefType="period" actual="8.750" actualRollup="N/A" errors="0" errorRollup="0" items="51242" itemsRollup="0"/><twConstRollup name="TS_sh_CLOCK_TRNG1_CLKOUT2_BUF" fullName="TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP &quot;sh_CLOCK_TRNG1_CLKOUT2_BUF&quot;         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;" type="child" depth="1" requirement="7.851" prefType="period" actual="3.213" actualRollup="N/A" errors="0" errorRollup="0" items="160" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="310">1</twUnmetConstCnt><twDataSheet anchorID="311" twNameLen="17"><twSUH2ClkList anchorID="312" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.159</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.898</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.120</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.864</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.057</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.222</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.960</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.145</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.886</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.152</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.892</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.079</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.029</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.779</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.068</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.732</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.071</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.997</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.754</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.841</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.244</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.981</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="313" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "7.222" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.461" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "7.006" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.235" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="314" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>8.750</twRiseRise><twRiseFall>5.254</twRiseFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>0.969</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="315" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>1.219</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.235</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="316" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>3.879</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.533</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="317"><twErrCnt>55</twErrCnt><twScore>208567</twScore><twSetupScore>208567</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>251691</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20282</twConnCnt></twConstCov><twStats anchorID="318"><twMinPer>23.671</twMinPer><twFootnote number="1" /><twMaxFreq>42.246</twMaxFreq><twMaxFromToDel>7.846</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jul 17 22:07:50 2014 </twTimestamp></twFoot><twClientInfo anchorID="319"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 542 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
