// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "12/03/2023 00:54:33"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Bitblaster_10Bit_Processor (
	Raw_Data_From_Switches,
	Clock_50MHz,
	Peek_Button,
	Clock_Button,
	LED_B_Data_Bus,
	DHEX0,
	DHEX1,
	DHEX2,
	THEX_Current_Timestep,
	LED_D_Done);
input 	[9:0] Raw_Data_From_Switches;
input 	Clock_50MHz;
input 	Peek_Button;
input 	Clock_Button;
output 	[9:0] LED_B_Data_Bus;
output 	[6:0] DHEX0;
output 	[6:0] DHEX1;
output 	[6:0] DHEX2;
output 	[6:0] THEX_Current_Timestep;
output 	LED_D_Done;

// Design Ports Information
// LED_B_Data_Bus[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_D_Done	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Peek_Button	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock_50MHz	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock_Button	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED_B_Data_Bus[0]~output_o ;
wire \LED_B_Data_Bus[1]~output_o ;
wire \LED_B_Data_Bus[2]~output_o ;
wire \LED_B_Data_Bus[3]~output_o ;
wire \LED_B_Data_Bus[4]~output_o ;
wire \LED_B_Data_Bus[5]~output_o ;
wire \LED_B_Data_Bus[6]~output_o ;
wire \LED_B_Data_Bus[7]~output_o ;
wire \LED_B_Data_Bus[8]~output_o ;
wire \LED_B_Data_Bus[9]~output_o ;
wire \DHEX0[0]~output_o ;
wire \DHEX0[1]~output_o ;
wire \DHEX0[2]~output_o ;
wire \DHEX0[3]~output_o ;
wire \DHEX0[4]~output_o ;
wire \DHEX0[5]~output_o ;
wire \DHEX0[6]~output_o ;
wire \DHEX1[0]~output_o ;
wire \DHEX1[1]~output_o ;
wire \DHEX1[2]~output_o ;
wire \DHEX1[3]~output_o ;
wire \DHEX1[4]~output_o ;
wire \DHEX1[5]~output_o ;
wire \DHEX1[6]~output_o ;
wire \DHEX2[0]~output_o ;
wire \DHEX2[1]~output_o ;
wire \DHEX2[2]~output_o ;
wire \DHEX2[3]~output_o ;
wire \DHEX2[4]~output_o ;
wire \DHEX2[5]~output_o ;
wire \DHEX2[6]~output_o ;
wire \THEX_Current_Timestep[0]~output_o ;
wire \THEX_Current_Timestep[1]~output_o ;
wire \THEX_Current_Timestep[2]~output_o ;
wire \THEX_Current_Timestep[3]~output_o ;
wire \THEX_Current_Timestep[4]~output_o ;
wire \THEX_Current_Timestep[5]~output_o ;
wire \THEX_Current_Timestep[6]~output_o ;
wire \LED_D_Done~output_o ;
wire \Raw_Data_From_Switches[0]~input_o ;
wire \Clock_50MHz~input_o ;
wire \Clock_50MHz~inputclkctrl_outclk ;
wire \Clock_Button~input_o ;
wire \inputLogicModule|clk_debouncer|COUNT[0]~16_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~1_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~0_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~2_combout ;
wire \inputLogicModule|clk_debouncer|t_r~combout ;
wire \inputLogicModule|clk_debouncer|COUNT[0]~17 ;
wire \inputLogicModule|clk_debouncer|COUNT[1]~18_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[1]~19 ;
wire \inputLogicModule|clk_debouncer|COUNT[2]~20_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[2]~21 ;
wire \inputLogicModule|clk_debouncer|COUNT[3]~22_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[3]~23 ;
wire \inputLogicModule|clk_debouncer|COUNT[4]~24_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[4]~25 ;
wire \inputLogicModule|clk_debouncer|COUNT[5]~26_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[5]~27 ;
wire \inputLogicModule|clk_debouncer|COUNT[6]~28_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[6]~29 ;
wire \inputLogicModule|clk_debouncer|COUNT[7]~30_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[7]~31 ;
wire \inputLogicModule|clk_debouncer|COUNT[8]~32_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[8]~33 ;
wire \inputLogicModule|clk_debouncer|COUNT[9]~34_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[9]~35 ;
wire \inputLogicModule|clk_debouncer|COUNT[10]~36_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[10]~37 ;
wire \inputLogicModule|clk_debouncer|COUNT[11]~38_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[11]~39 ;
wire \inputLogicModule|clk_debouncer|COUNT[12]~40_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[12]~41 ;
wire \inputLogicModule|clk_debouncer|COUNT[13]~42_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[13]~43 ;
wire \inputLogicModule|clk_debouncer|COUNT[14]~44_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[14]~45 ;
wire \inputLogicModule|clk_debouncer|COUNT[15]~46_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~3_combout ;
wire \inputLogicModule|clk_debouncer|A~0_combout ;
wire \inputLogicModule|clk_debouncer|A~feeder_combout ;
wire \inputLogicModule|clk_debouncer|A~q ;
wire \inputLogicModule|clk_debouncer|A~clkctrl_outclk ;
wire \Raw_Data_From_Switches[2]~input_o ;
wire \Raw_Data_From_Switches[9]~input_o ;
wire \Raw_Data_From_Switches[8]~input_o ;
wire \controllerModule|IMM[8]~12_combout ;
wire \ramModule|Stored_Address[8]~feeder_combout ;
wire \Raw_Data_From_Switches[3]~input_o ;
wire \inputLogicModule|databus[3]~18_combout ;
wire \outputLogicModule|Decoder0~0_combout ;
wire \controllerModule|RAM_read_from_RAM~4_combout ;
wire \controllerModule|RAM_write_to_RAM~0_combout ;
wire \ramModule|Stored_Address[0]~feeder_combout ;
wire \ramModule|Stored_Address[2]~feeder_combout ;
wire \ramModule|Stored_Address[3]~feeder_combout ;
wire \Raw_Data_From_Switches[4]~input_o ;
wire \outputLogicModule|Decoder0~2_combout ;
wire \inputLogicModule|databus[4]~21_combout ;
wire \controllerModule|always0~0_combout ;
wire \controllerModule|ENR~5_combout ;
wire \controllerModule|ENR~4_combout ;
wire \controllerModule|ALUcont[3]~3_combout ;
wire \multistageALU|Mux6~0_combout ;
wire \controllerModule|ALUcont[1]~2_combout ;
wire \controllerModule|ALUcont[0]~0_combout ;
wire \controllerModule|Ain~0_combout ;
wire \multistageALU|Mux5~11_combout ;
wire \multistageALU|Add0~7_combout ;
wire \Raw_Data_From_Switches[5]~input_o ;
wire \inputLogicModule|databus[5]~24_combout ;
wire \ramModule|Stored_Address[5]~feeder_combout ;
wire \Raw_Data_From_Switches[6]~input_o ;
wire \controllerModule|IMM[6]~6_combout ;
wire \controllerModule|ALUcont[2]~1_combout ;
wire \multistageALU|Mux3~4_combout ;
wire \multistageALU|A[5]~feeder_combout ;
wire \multistageALU|Mux3~6_combout ;
wire \multistageALU|A[2]~feeder_combout ;
wire \multistageALU|ShiftLeft0~8_combout ;
wire \multistageALU|ShiftLeft0~9_combout ;
wire \multistageALU|Mux3~5_combout ;
wire \multistageALU|Mux3~7_combout ;
wire \ramModule|Stored_Address[7]~feeder_combout ;
wire \ramModule|Stored_Address[9]~feeder_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a7 ;
wire \ramModule|data_out[7]~7_combout ;
wire \Raw_Data_From_Switches[7]~input_o ;
wire \controllerModule|IMM[7]~9_combout ;
wire \multistageALU|Mux2~1_combout ;
wire \multistageALU|Mux2~2_combout ;
wire \multistageALU|Add0~32_combout ;
wire \multistageALU|Add0~1_combout ;
wire \multistageALU|Add0~33_combout ;
wire \multistageALU|Add0~29_combout ;
wire \multistageALU|Add0~28_combout ;
wire \multistageALU|Add0~24_combout ;
wire \multistageALU|Add0~25_combout ;
wire \multistageALU|Add0~20_combout ;
wire \multistageALU|Add0~21_combout ;
wire \multistageALU|Add0~17_combout ;
wire \multistageALU|Add0~16_combout ;
wire \multistageALU|Add0~12_combout ;
wire \multistageALU|Add0~13_combout ;
wire \multistageALU|Add0~9_combout ;
wire \multistageALU|Add0~8_combout ;
wire \multistageALU|Add0~0_combout ;
wire \multistageALU|Add0~2_combout ;
wire \multistageALU|Add0~4_cout ;
wire \multistageALU|Add0~6 ;
wire \multistageALU|Add0~11 ;
wire \multistageALU|Add0~15 ;
wire \multistageALU|Add0~19 ;
wire \multistageALU|Add0~23 ;
wire \multistageALU|Add0~27 ;
wire \multistageALU|Add0~31 ;
wire \multistageALU|Add0~34_combout ;
wire \multistageALU|Mux2~3_combout ;
wire \multistageALU|Mux2~10_combout ;
wire \multistageALU|A[8]~feeder_combout ;
wire \multistageALU|Mux2~0_combout ;
wire \multistageALU|ShiftRight0~8_combout ;
wire \multistageALU|ShiftLeft0~7_combout ;
wire \multistageALU|ShiftLeft0~18_combout ;
wire \multistageALU|Mux2~11_combout ;
wire \multistageALU|Mux2~12_combout ;
wire \multistageALU|Mux2~8_combout ;
wire \multistageALU|Mux7~0_combout ;
wire \multistageALU|Mux5~19_combout ;
wire \multistageALU|Mux2~5_combout ;
wire \multistageALU|Mux2~6_combout ;
wire \multistageALU|ShiftLeft0~10_combout ;
wire \multistageALU|ShiftLeft0~11_combout ;
wire \multistageALU|Mux2~7_combout ;
wire \multistageALU|Mux2~9_combout ;
wire \multistageALU|Mux2~13_combout ;
wire \multistageALU|Mux2~4_combout ;
wire \multistageALU|Mux2~14_combout ;
wire \controllerModule|Gin~0_combout ;
wire \controllerModule|Rin[1]~4_combout ;
wire \controllerModule|Rin[1]~5_combout ;
wire \registerFileModule|registers~81_combout ;
wire \registerFileModule|registers~17_q ;
wire \controllerModule|Rout[1]~6_combout ;
wire \controllerModule|Rout[0]~10_combout ;
wire \controllerModule|Rout[1]~4_combout ;
wire \controllerModule|Rout[1]~5_combout ;
wire \controllerModule|Rout[0]~8_combout ;
wire \registerFileModule|registers~83_combout ;
wire \registerFileModule|registers~37_q ;
wire \registerFileModule|registers~27_q ;
wire \registerFileModule|registers~82_combout ;
wire \registerFileModule|registers~7_q ;
wire \controllerModule|Rout[1]~9_combout ;
wire \controllerModule|Rout[1]~7_combout ;
wire \registerFileModule|registers~68_combout ;
wire \registerFileModule|registers~69_combout ;
wire \controllerModule|IMM[7]~8_combout ;
wire \controllerModule|IMM[7]~10_combout ;
wire \multistageALU|ShiftLeft0~6_combout ;
wire \multistageALU|Mux8~9_combout ;
wire \multistageALU|Mux3~8_combout ;
wire \multistageALU|ShiftRight1~0_combout ;
wire \multistageALU|ShiftRight1~1_combout ;
wire \multistageALU|ShiftRight1~2_combout ;
wire \multistageALU|Mux3~9_combout ;
wire \multistageALU|Mux3~10_combout ;
wire \multistageALU|Mux3~1_combout ;
wire \multistageALU|Add0~30_combout ;
wire \multistageALU|Mux3~0_combout ;
wire \multistageALU|Mux3~2_combout ;
wire \multistageALU|Mux3~3_combout ;
wire \multistageALU|Mux3~11_combout ;
wire \registerFileModule|registers~26_q ;
wire \registerFileModule|registers~36_q ;
wire \registerFileModule|registers~16_q ;
wire \registerFileModule|registers~6_q ;
wire \registerFileModule|registers~64_combout ;
wire \registerFileModule|registers~65_combout ;
wire \controllerModule|IMM[6]~5_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a6 ;
wire \ramModule|data_out[6]~6_combout ;
wire \controllerModule|IMM[6]~7_combout ;
wire \ramModule|Stored_Address[6]~feeder_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a5 ;
wire \ramModule|data_out[5]~5_combout ;
wire \multistageALU|Mux4~9_combout ;
wire \multistageALU|Mux4~8_combout ;
wire \multistageALU|Add0~26_combout ;
wire \multistageALU|Mux4~10_combout ;
wire \multistageALU|Mux8~1_combout ;
wire \multistageALU|Mux4~7_combout ;
wire \multistageALU|Mux8~10_combout ;
wire \multistageALU|ShiftLeft0~16_combout ;
wire \multistageALU|ShiftLeft0~14_combout ;
wire \multistageALU|ShiftLeft0~17_combout ;
wire \multistageALU|Mux4~0_combout ;
wire \multistageALU|Mux4~1_combout ;
wire \multistageALU|ShiftRight0~3_combout ;
wire \multistageALU|ShiftRight0~1_combout ;
wire \multistageALU|ShiftRight0~4_combout ;
wire \multistageALU|Mux4~2_combout ;
wire \multistageALU|ShiftLeft0~12_combout ;
wire \multistageALU|Mux4~3_combout ;
wire \multistageALU|Mux4~4_combout ;
wire \multistageALU|Mux4~5_combout ;
wire \multistageALU|Mux4~6_combout ;
wire \multistageALU|Mux4~11_combout ;
wire \registerFileModule|registers~15_q ;
wire \registerFileModule|registers~35_q ;
wire \registerFileModule|registers~5_q ;
wire \registerFileModule|registers~25_q ;
wire \registerFileModule|registers~60_combout ;
wire \registerFileModule|registers~61_combout ;
wire \inputLogicModule|databus[5]~23_combout ;
wire \inputLogicModule|databus[5]~25_combout ;
wire \multistageALU|ShiftLeft0~5_combout ;
wire \multistageALU|Mux8~0_combout ;
wire \multistageALU|Mux5~9_combout ;
wire \multistageALU|ShiftLeft0~13_combout ;
wire \multistageALU|ShiftLeft0~15_combout ;
wire \multistageALU|Mux5~8_combout ;
wire \multistageALU|Mux5~5_combout ;
wire \multistageALU|Mux5~4_combout ;
wire \multistageALU|Mux5~6_combout ;
wire \multistageALU|ShiftRight0~0_combout ;
wire \multistageALU|ShiftRight0~2_combout ;
wire \multistageALU|Mux5~18_combout ;
wire \multistageALU|Mux5~7_combout ;
wire \multistageALU|Mux5~10_combout ;
wire \multistageALU|Mux5~12_combout ;
wire \multistageALU|Mux5~15_combout ;
wire \multistageALU|Mux5~14_combout ;
wire \multistageALU|Add0~22_combout ;
wire \multistageALU|Mux5~16_combout ;
wire \multistageALU|Mux5~13_combout ;
wire \multistageALU|Mux5~17_combout ;
wire \registerFileModule|registers~34_q ;
wire \registerFileModule|registers~24_q ;
wire \registerFileModule|registers~14_q ;
wire \registerFileModule|registers~4_q ;
wire \registerFileModule|registers~56_combout ;
wire \registerFileModule|registers~57_combout ;
wire \inputLogicModule|databus[4]~20_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a4 ;
wire \ramModule|data_out[4]~4_combout ;
wire \inputLogicModule|databus[4]~22_combout ;
wire \ramModule|Stored_Address[4]~feeder_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a3 ;
wire \ramModule|data_out[3]~3_combout ;
wire \multistageALU|Add0~18_combout ;
wire \multistageALU|Mux6~11_combout ;
wire \multistageALU|Mux6~13_combout ;
wire \multistageALU|Mux6~12_combout ;
wire \multistageALU|Mux6~14_combout ;
wire \multistageALU|Mux6~1_combout ;
wire \multistageALU|Mux6~2_combout ;
wire \multistageALU|Mux6~5_combout ;
wire \multistageALU|Mux6~6_combout ;
wire \multistageALU|Mux6~7_combout ;
wire \multistageALU|Mux6~3_combout ;
wire \multistageALU|Mux6~4_combout ;
wire \multistageALU|Mux6~8_combout ;
wire \multistageALU|Mux6~9_combout ;
wire \multistageALU|Mux6~10_combout ;
wire \multistageALU|Mux6~15_combout ;
wire \registerFileModule|registers~33_q ;
wire \registerFileModule|registers~13_q ;
wire \registerFileModule|registers~23_q ;
wire \registerFileModule|registers~3_q ;
wire \registerFileModule|registers~52_combout ;
wire \registerFileModule|registers~53_combout ;
wire \inputLogicModule|databus[3]~17_combout ;
wire \inputLogicModule|databus[3]~19_combout ;
wire \controllerModule|ENW~2_combout ;
wire \controllerModule|Clr~0_combout ;
wire \countermodule|CNT~2_combout ;
wire \outputLogicModule|Decoder0~1_combout ;
wire \controllerModule|EN_AddressRegRead~5_combout ;
wire \ramModule|memory_array_rtl_0_bypass[17]~feeder_combout ;
wire \ramModule|memory_array_rtl_0_bypass[20]~feeder_combout ;
wire \ramModule|memory_array~5_combout ;
wire \ramModule|memory_array_rtl_0_bypass[1]~feeder_combout ;
wire \ramModule|memory_array_rtl_0_bypass[2]~feeder_combout ;
wire \ramModule|memory_array~0_combout ;
wire \ramModule|memory_array_rtl_0_bypass[11]~feeder_combout ;
wire \ramModule|memory_array_rtl_0_bypass[12]~feeder_combout ;
wire \ramModule|memory_array~2_combout ;
wire \ramModule|memory_array_rtl_0_bypass[16]~feeder_combout ;
wire \ramModule|memory_array~3_combout ;
wire \ramModule|memory_array_rtl_0_bypass[5]~feeder_combout ;
wire \ramModule|memory_array_rtl_0_bypass[6]~feeder_combout ;
wire \ramModule|memory_array_rtl_0_bypass[7]~feeder_combout ;
wire \ramModule|memory_array~1_combout ;
wire \ramModule|memory_array~4_combout ;
wire \ramModule|memory_array~6_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a8 ;
wire \ramModule|data_out[8]~8_combout ;
wire \multistageALU|Mux1~11_combout ;
wire \multistageALU|Mux1~12_combout ;
wire \multistageALU|Add0~36_combout ;
wire \multistageALU|Add0~37_combout ;
wire \multistageALU|Add0~35 ;
wire \multistageALU|Add0~38_combout ;
wire \multistageALU|Mux1~13_combout ;
wire \multistageALU|Mux1~3_combout ;
wire \multistageALU|Mux1~4_combout ;
wire \multistageALU|Mux1~5_combout ;
wire \multistageALU|Mux1~0_combout ;
wire \multistageALU|Mux1~1_combout ;
wire \multistageALU|ShiftLeft0~4_combout ;
wire \multistageALU|Mux1~2_combout ;
wire \multistageALU|Mux1~6_combout ;
wire \multistageALU|Mux7~1_combout ;
wire \multistageALU|Mux1~7_combout ;
wire \multistageALU|Mux1~8_combout ;
wire \multistageALU|Mux1~9_combout ;
wire \multistageALU|Mux1~10_combout ;
wire \multistageALU|Mux1~14_combout ;
wire \registerFileModule|registers~38_q ;
wire \registerFileModule|registers~28_q ;
wire \registerFileModule|registers~18_q ;
wire \registerFileModule|registers~8_q ;
wire \registerFileModule|registers~72_combout ;
wire \registerFileModule|registers~73_combout ;
wire \controllerModule|IMM[8]~11_combout ;
wire \controllerModule|IMM[8]~13_combout ;
wire \controllerModule|ENW~0_combout ;
wire \countermodule|CNT~3_combout ;
wire \controllerModule|IMM[9]~4_combout ;
wire \controllerModule|IMM[9]~15_combout ;
wire \multistageALU|Mux7~12_combout ;
wire \multistageALU|Mux0~11_combout ;
wire \multistageALU|Mux0~5_combout ;
wire \multistageALU|Mux0~6_combout ;
wire \multistageALU|Mux0~7_combout ;
wire \multistageALU|Mux0~8_combout ;
wire \multistageALU|Mux0~9_combout ;
wire \multistageALU|Mux0~10_combout ;
wire \multistageALU|Mux0~12_combout ;
wire \multistageALU|Add0~40_combout ;
wire \multistageALU|Add0~41_combout ;
wire \multistageALU|Add0~39 ;
wire \multistageALU|Add0~42_combout ;
wire \multistageALU|Mux0~4_combout ;
wire \multistageALU|Mux0~0_combout ;
wire \multistageALU|Mux0~2_combout ;
wire \multistageALU|Mux0~1_combout ;
wire \multistageALU|Mux0~3_combout ;
wire \multistageALU|Mux0~13_combout ;
wire \registerFileModule|registers~39_q ;
wire \registerFileModule|registers~19_q ;
wire \registerFileModule|registers~29_q ;
wire \registerFileModule|registers~9_q ;
wire \registerFileModule|registers~76_combout ;
wire \registerFileModule|registers~77_combout ;
wire \controllerModule|IMM[9]~14_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \ramModule|data_out[9]~9_combout ;
wire \controllerModule|IMM[9]~16_combout ;
wire \controllerModule|EN_AddressRegRead~4_combout ;
wire \controllerModule|Ext~0_combout ;
wire \inputLogicModule|databus[2]~15_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a2 ;
wire \ramModule|data_out[2]~2_combout ;
wire \multistageALU|Add0~14_combout ;
wire \multistageALU|Mux7~4_combout ;
wire \multistageALU|Mux7~5_combout ;
wire \multistageALU|ShiftRight0~5_combout ;
wire \multistageALU|ShiftRight0~6_combout ;
wire \multistageALU|ShiftRight0~7_combout ;
wire \multistageALU|Mux7~2_combout ;
wire \multistageALU|Mux7~3_combout ;
wire \multistageALU|Mux7~6_combout ;
wire \multistageALU|Mux7~7_combout ;
wire \multistageALU|Mux7~9_combout ;
wire \multistageALU|Mux7~8_combout ;
wire \multistageALU|Mux7~10_combout ;
wire \multistageALU|Mux7~11_combout ;
wire \registerFileModule|registers~32_q ;
wire \registerFileModule|registers~22_q ;
wire \registerFileModule|registers~12feeder_combout ;
wire \registerFileModule|registers~12_q ;
wire \registerFileModule|registers~2_q ;
wire \registerFileModule|registers~48_combout ;
wire \registerFileModule|registers~49_combout ;
wire \inputLogicModule|databus[2]~14_combout ;
wire \inputLogicModule|databus[2]~16_combout ;
wire \controllerModule|Equal9~0_combout ;
wire \controllerModule|ENW~1_combout ;
wire \inputLogicModule|databus[0]~6_combout ;
wire \inputLogicModule|databus[0]~7_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a1 ;
wire \ramModule|data_out[1]~1_combout ;
wire \Raw_Data_From_Switches[1]~input_o ;
wire \inputLogicModule|databus[1]~12_combout ;
wire \multistageALU|Mux8~15_combout ;
wire \multistageALU|Mux8~14_combout ;
wire \multistageALU|Add0~10_combout ;
wire \multistageALU|Mux8~16_combout ;
wire \multistageALU|Mux8~4_combout ;
wire \multistageALU|Mux8~5_combout ;
wire \multistageALU|Mux8~6_combout ;
wire \multistageALU|Mux8~7_combout ;
wire \multistageALU|Mux8~2_combout ;
wire \multistageALU|Mux8~3_combout ;
wire \multistageALU|Mux8~8_combout ;
wire \multistageALU|Mux8~11_combout ;
wire \multistageALU|Mux8~12_combout ;
wire \multistageALU|Mux8~13_combout ;
wire \multistageALU|Mux8~17_combout ;
wire \registerFileModule|registers~11feeder_combout ;
wire \registerFileModule|registers~11_q ;
wire \registerFileModule|registers~31_q ;
wire \registerFileModule|registers~21_q ;
wire \registerFileModule|registers~1_q ;
wire \registerFileModule|registers~44_combout ;
wire \registerFileModule|registers~45_combout ;
wire \inputLogicModule|databus[1]~11_combout ;
wire \inputLogicModule|databus[1]~13_combout ;
wire \controllerModule|Equal8~0_combout ;
wire \controllerModule|ENW~3_combout ;
wire \controllerModule|ENW~4_combout ;
wire \registerFileModule|registers~80_combout ;
wire \registerFileModule|registers~20_q ;
wire \registerFileModule|registers~30_q ;
wire \registerFileModule|registers~10_q ;
wire \registerFileModule|registers~0_q ;
wire \registerFileModule|registers~40_combout ;
wire \registerFileModule|registers~41_combout ;
wire \multistageALU|Mux9~0_combout ;
wire \multistageALU|Add0~5_combout ;
wire \multistageALU|Mux9~1_combout ;
wire \multistageALU|Mux9~2_combout ;
wire \multistageALU|Mux9~7_combout ;
wire \multistageALU|Mux9~6_combout ;
wire \multistageALU|Mux9~4_combout ;
wire \multistageALU|Mux9~3_combout ;
wire \multistageALU|Mux9~5_combout ;
wire \multistageALU|Mux9~8_combout ;
wire \multistageALU|Mux9~9_combout ;
wire \multistageALU|Mux9~10_combout ;
wire \multistageALU|Mux9~11_combout ;
wire \multistageALU|Mux9~12_combout ;
wire \multistageALU|Mux9~13_combout ;
wire \multistageALU|Mux9~14_combout ;
wire \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ramModule|data_out[0]~0_combout ;
wire \inputLogicModule|databus[0]~9_combout ;
wire \inputLogicModule|databus[0]~10_combout ;
wire \inputLogicModule|databus[0]~8_combout ;
wire \inputLogicModule|databus[0]~26_combout ;
wire \inputLogicModule|databus[0]~27_combout ;
wire \inputLogicModule|databus[1]~28_combout ;
wire \inputLogicModule|databus[2]~29_combout ;
wire \inputLogicModule|databus[3]~30_combout ;
wire \inputLogicModule|databus[4]~31_combout ;
wire \inputLogicModule|databus[5]~32_combout ;
wire \controllerModule|IMM[6]~17_combout ;
wire \controllerModule|IMM[7]~18_combout ;
wire \controllerModule|IMM[8]~19_combout ;
wire \controllerModule|IMM[9]~20_combout ;
wire \registerFileModule|registers~54_combout ;
wire \registerFileModule|registers~55_combout ;
wire \Peek_Button~input_o ;
wire \inputLogicModule|peek_debouncer|COUNT[0]~16_combout ;
wire \inputLogicModule|peek_debouncer|t_r~combout ;
wire \inputLogicModule|peek_debouncer|COUNT[0]~17 ;
wire \inputLogicModule|peek_debouncer|COUNT[1]~18_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[1]~19 ;
wire \inputLogicModule|peek_debouncer|COUNT[2]~20_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[2]~21 ;
wire \inputLogicModule|peek_debouncer|COUNT[3]~22_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[3]~23 ;
wire \inputLogicModule|peek_debouncer|COUNT[4]~24_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[4]~25 ;
wire \inputLogicModule|peek_debouncer|COUNT[5]~26_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[5]~27 ;
wire \inputLogicModule|peek_debouncer|COUNT[6]~28_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[6]~29 ;
wire \inputLogicModule|peek_debouncer|COUNT[7]~30_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[7]~31 ;
wire \inputLogicModule|peek_debouncer|COUNT[8]~32_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[8]~33 ;
wire \inputLogicModule|peek_debouncer|COUNT[9]~34_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[9]~35 ;
wire \inputLogicModule|peek_debouncer|COUNT[10]~36_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[10]~37 ;
wire \inputLogicModule|peek_debouncer|COUNT[11]~38_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[11]~39 ;
wire \inputLogicModule|peek_debouncer|COUNT[12]~40_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[12]~41 ;
wire \inputLogicModule|peek_debouncer|COUNT[13]~42_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[13]~43 ;
wire \inputLogicModule|peek_debouncer|COUNT[14]~44_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[14]~45 ;
wire \inputLogicModule|peek_debouncer|COUNT[15]~46_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~1_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~0_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~2_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~3_combout ;
wire \inputLogicModule|peek_debouncer|A~0_combout ;
wire \inputLogicModule|peek_debouncer|A~q ;
wire \outputLogicModule|hex_value~3_combout ;
wire \registerFileModule|registers~46_combout ;
wire \registerFileModule|registers~47_combout ;
wire \outputLogicModule|hex_value~1_combout ;
wire \registerFileModule|registers~42_combout ;
wire \registerFileModule|registers~43_combout ;
wire \outputLogicModule|hex_value~0_combout ;
wire \registerFileModule|registers~50_combout ;
wire \registerFileModule|registers~51_combout ;
wire \outputLogicModule|hex_value~2_combout ;
wire \outputLogicModule|WideOr13~0_combout ;
wire \outputLogicModule|WideOr12~0_combout ;
wire \outputLogicModule|WideOr11~0_combout ;
wire \outputLogicModule|WideOr10~0_combout ;
wire \outputLogicModule|WideOr9~0_combout ;
wire \outputLogicModule|WideOr8~0_combout ;
wire \outputLogicModule|WideOr7~0_combout ;
wire \registerFileModule|registers~62_combout ;
wire \registerFileModule|registers~63_combout ;
wire \outputLogicModule|hex_value~5_combout ;
wire \registerFileModule|registers~66_combout ;
wire \registerFileModule|registers~67_combout ;
wire \outputLogicModule|hex_value~6_combout ;
wire \registerFileModule|registers~58_combout ;
wire \registerFileModule|registers~59_combout ;
wire \outputLogicModule|hex_value~4_combout ;
wire \registerFileModule|registers~70_combout ;
wire \registerFileModule|registers~71_combout ;
wire \outputLogicModule|hex_value~7_combout ;
wire \outputLogicModule|WideOr6~0_combout ;
wire \outputLogicModule|WideOr5~0_combout ;
wire \outputLogicModule|WideOr4~0_combout ;
wire \outputLogicModule|WideOr3~0_combout ;
wire \outputLogicModule|WideOr2~0_combout ;
wire \outputLogicModule|WideOr1~0_combout ;
wire \outputLogicModule|WideOr0~0_combout ;
wire \registerFileModule|registers~78_combout ;
wire \registerFileModule|registers~79_combout ;
wire \outputLogicModule|hex_value~8_combout ;
wire \registerFileModule|registers~74_combout ;
wire \registerFileModule|registers~75_combout ;
wire \outputLogicModule|Decoder1~12_combout ;
wire \outputLogicModule|DHEX2[4]~0_combout ;
wire \outputLogicModule|Decoder1~13_combout ;
wire \outputLogicModule|Decoder1~14_combout ;
wire \controllerModule|Clr~1_combout ;
wire [15:0] \inputLogicModule|peek_debouncer|COUNT ;
wire [9:0] \multistageALU|A ;
wire [15:0] \inputLogicModule|clk_debouncer|COUNT ;
wire [9:0] \instructionRegister|Q ;
wire [1:0] \countermodule|CNT ;
wire [9:0] \ramModule|Stored_Address ;
wire [0:30] \ramModule|memory_array_rtl_0_bypass ;
wire [9:0] \multistageALU|G ;

wire [8:0] \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a1  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a2  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a3  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a4  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a5  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a6  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a7  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a8  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9~portbdataout  = \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED_B_Data_Bus[0]~output (
	.i(\inputLogicModule|databus[0]~27_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[0]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED_B_Data_Bus[1]~output (
	.i(\inputLogicModule|databus[1]~28_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[1]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED_B_Data_Bus[2]~output (
	.i(\inputLogicModule|databus[2]~29_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[2]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[3]~output (
	.i(\inputLogicModule|databus[3]~30_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[3]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED_B_Data_Bus[4]~output (
	.i(\inputLogicModule|databus[4]~31_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[4]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED_B_Data_Bus[5]~output (
	.i(\inputLogicModule|databus[5]~32_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[5]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED_B_Data_Bus[6]~output (
	.i(\controllerModule|IMM[6]~17_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[6]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[7]~output (
	.i(\controllerModule|IMM[7]~18_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[7]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[8]~output (
	.i(\controllerModule|IMM[8]~19_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[8]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[9]~output (
	.i(\controllerModule|IMM[9]~20_combout ),
	.oe(\inputLogicModule|databus[0]~7_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[9]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \DHEX0[0]~output (
	.i(\outputLogicModule|WideOr13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[0]~output .bus_hold = "false";
defparam \DHEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \DHEX0[1]~output (
	.i(\outputLogicModule|WideOr12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[1]~output .bus_hold = "false";
defparam \DHEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \DHEX0[2]~output (
	.i(\outputLogicModule|WideOr11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[2]~output .bus_hold = "false";
defparam \DHEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \DHEX0[3]~output (
	.i(\outputLogicModule|WideOr10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[3]~output .bus_hold = "false";
defparam \DHEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \DHEX0[4]~output (
	.i(\outputLogicModule|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[4]~output .bus_hold = "false";
defparam \DHEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \DHEX0[5]~output (
	.i(\outputLogicModule|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[5]~output .bus_hold = "false";
defparam \DHEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \DHEX0[6]~output (
	.i(!\outputLogicModule|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[6]~output .bus_hold = "false";
defparam \DHEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \DHEX1[0]~output (
	.i(\outputLogicModule|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[0]~output .bus_hold = "false";
defparam \DHEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \DHEX1[1]~output (
	.i(\outputLogicModule|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[1]~output .bus_hold = "false";
defparam \DHEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \DHEX1[2]~output (
	.i(\outputLogicModule|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[2]~output .bus_hold = "false";
defparam \DHEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \DHEX1[3]~output (
	.i(\outputLogicModule|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[3]~output .bus_hold = "false";
defparam \DHEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \DHEX1[4]~output (
	.i(\outputLogicModule|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[4]~output .bus_hold = "false";
defparam \DHEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \DHEX1[5]~output (
	.i(\outputLogicModule|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[5]~output .bus_hold = "false";
defparam \DHEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \DHEX1[6]~output (
	.i(!\outputLogicModule|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[6]~output .bus_hold = "false";
defparam \DHEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \DHEX2[0]~output (
	.i(\outputLogicModule|Decoder1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[0]~output .bus_hold = "false";
defparam \DHEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \DHEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[1]~output .bus_hold = "false";
defparam \DHEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \DHEX2[2]~output (
	.i(\outputLogicModule|Decoder1~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[2]~output .bus_hold = "false";
defparam \DHEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \DHEX2[3]~output (
	.i(\outputLogicModule|Decoder1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[3]~output .bus_hold = "false";
defparam \DHEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \DHEX2[4]~output (
	.i(\outputLogicModule|DHEX2[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[4]~output .bus_hold = "false";
defparam \DHEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \DHEX2[5]~output (
	.i(\outputLogicModule|Decoder1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[5]~output .bus_hold = "false";
defparam \DHEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \DHEX2[6]~output (
	.i(!\outputLogicModule|hex_value~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[6]~output .bus_hold = "false";
defparam \DHEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \THEX_Current_Timestep[0]~output (
	.i(\outputLogicModule|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[0]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \THEX_Current_Timestep[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[1]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \THEX_Current_Timestep[2]~output (
	.i(\outputLogicModule|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[2]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \THEX_Current_Timestep[3]~output (
	.i(\outputLogicModule|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[3]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \THEX_Current_Timestep[4]~output (
	.i(\countermodule|CNT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[4]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \THEX_Current_Timestep[5]~output (
	.i(\outputLogicModule|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[5]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \THEX_Current_Timestep[6]~output (
	.i(!\countermodule|CNT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[6]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \LED_D_Done~output (
	.i(!\controllerModule|Clr~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_D_Done~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_D_Done~output .bus_hold = "false";
defparam \LED_D_Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[0]~input (
	.i(Raw_Data_From_Switches[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[0]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[0]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[0]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clock_50MHz~input (
	.i(Clock_50MHz),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock_50MHz~input_o ));
// synopsys translate_off
defparam \Clock_50MHz~input .bus_hold = "false";
defparam \Clock_50MHz~input .listen_to_nsleep_signal = "false";
defparam \Clock_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clock_50MHz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock_50MHz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock_50MHz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock_50MHz~inputclkctrl .clock_type = "global clock";
defparam \Clock_50MHz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Clock_Button~input (
	.i(Clock_Button),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock_Button~input_o ));
// synopsys translate_off
defparam \Clock_Button~input .bus_hold = "false";
defparam \Clock_Button~input .listen_to_nsleep_signal = "false";
defparam \Clock_Button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N0
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[0]~16 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[0]~16_combout  = \inputLogicModule|clk_debouncer|COUNT [0] $ (VCC)
// \inputLogicModule|clk_debouncer|COUNT[0]~17  = CARRY(\inputLogicModule|clk_debouncer|COUNT [0])

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|COUNT[0]~16_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[0]~17 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[0]~16 .lut_mask = 16'h33CC;
defparam \inputLogicModule|clk_debouncer|COUNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~1 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~1_combout  = (!\inputLogicModule|clk_debouncer|COUNT [7] & (((!\inputLogicModule|clk_debouncer|COUNT [4] & !\inputLogicModule|clk_debouncer|COUNT [5])) # (!\inputLogicModule|clk_debouncer|COUNT [6])))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [6]),
	.datab(\inputLogicModule|clk_debouncer|COUNT [4]),
	.datac(\inputLogicModule|clk_debouncer|COUNT [5]),
	.datad(\inputLogicModule|clk_debouncer|COUNT [7]),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~1 .lut_mask = 16'h0057;
defparam \inputLogicModule|clk_debouncer|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~0 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~0_combout  = (!\inputLogicModule|clk_debouncer|COUNT [10] & (!\inputLogicModule|clk_debouncer|COUNT [12] & (!\inputLogicModule|clk_debouncer|COUNT [13] & !\inputLogicModule|clk_debouncer|COUNT [11])))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [10]),
	.datab(\inputLogicModule|clk_debouncer|COUNT [12]),
	.datac(\inputLogicModule|clk_debouncer|COUNT [13]),
	.datad(\inputLogicModule|clk_debouncer|COUNT [11]),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~0 .lut_mask = 16'h0001;
defparam \inputLogicModule|clk_debouncer|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~2 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~2_combout  = (\inputLogicModule|clk_debouncer|LessThan0~0_combout  & (((\inputLogicModule|clk_debouncer|LessThan0~1_combout ) # (!\inputLogicModule|clk_debouncer|COUNT [9])) # 
// (!\inputLogicModule|clk_debouncer|COUNT [8])))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [8]),
	.datab(\inputLogicModule|clk_debouncer|COUNT [9]),
	.datac(\inputLogicModule|clk_debouncer|LessThan0~1_combout ),
	.datad(\inputLogicModule|clk_debouncer|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~2 .lut_mask = 16'hF700;
defparam \inputLogicModule|clk_debouncer|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|t_r (
// Equation(s):
// \inputLogicModule|clk_debouncer|t_r~combout  = (\inputLogicModule|clk_debouncer|LessThan0~3_combout  & (\Clock_Button~input_o  $ ((!\inputLogicModule|clk_debouncer|A~q )))) # (!\inputLogicModule|clk_debouncer|LessThan0~3_combout  & ((\Clock_Button~input_o 
//  $ (!\inputLogicModule|clk_debouncer|A~q )) # (!\inputLogicModule|clk_debouncer|LessThan0~2_combout )))

	.dataa(\inputLogicModule|clk_debouncer|LessThan0~3_combout ),
	.datab(\Clock_Button~input_o ),
	.datac(\inputLogicModule|clk_debouncer|A~q ),
	.datad(\inputLogicModule|clk_debouncer|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|t_r~combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|t_r .lut_mask = 16'hC3D7;
defparam \inputLogicModule|clk_debouncer|t_r .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N1
dffeas \inputLogicModule|clk_debouncer|COUNT[0] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[0] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N2
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[1]~18 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[1]~18_combout  = (\inputLogicModule|clk_debouncer|COUNT [1] & (!\inputLogicModule|clk_debouncer|COUNT[0]~17 )) # (!\inputLogicModule|clk_debouncer|COUNT [1] & ((\inputLogicModule|clk_debouncer|COUNT[0]~17 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[1]~19  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[0]~17 ) # (!\inputLogicModule|clk_debouncer|COUNT [1]))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[0]~17 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[1]~18_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[1]~19 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[1]~18 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|clk_debouncer|COUNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N3
dffeas \inputLogicModule|clk_debouncer|COUNT[1] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[1] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[2]~20 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[2]~20_combout  = (\inputLogicModule|clk_debouncer|COUNT [2] & (\inputLogicModule|clk_debouncer|COUNT[1]~19  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [2] & (!\inputLogicModule|clk_debouncer|COUNT[1]~19  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[2]~21  = CARRY((\inputLogicModule|clk_debouncer|COUNT [2] & !\inputLogicModule|clk_debouncer|COUNT[1]~19 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[1]~19 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[2]~20_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[2]~21 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[2]~20 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N5
dffeas \inputLogicModule|clk_debouncer|COUNT[2] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[2] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[3]~22 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[3]~22_combout  = (\inputLogicModule|clk_debouncer|COUNT [3] & (!\inputLogicModule|clk_debouncer|COUNT[2]~21 )) # (!\inputLogicModule|clk_debouncer|COUNT [3] & ((\inputLogicModule|clk_debouncer|COUNT[2]~21 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[3]~23  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[2]~21 ) # (!\inputLogicModule|clk_debouncer|COUNT [3]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[2]~21 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[3]~22_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[3]~23 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[3]~22 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N7
dffeas \inputLogicModule|clk_debouncer|COUNT[3] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[3] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[4]~24 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[4]~24_combout  = (\inputLogicModule|clk_debouncer|COUNT [4] & (\inputLogicModule|clk_debouncer|COUNT[3]~23  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [4] & (!\inputLogicModule|clk_debouncer|COUNT[3]~23  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[4]~25  = CARRY((\inputLogicModule|clk_debouncer|COUNT [4] & !\inputLogicModule|clk_debouncer|COUNT[3]~23 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[3]~23 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[4]~24_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[4]~25 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[4]~24 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N9
dffeas \inputLogicModule|clk_debouncer|COUNT[4] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[4] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[5]~26 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[5]~26_combout  = (\inputLogicModule|clk_debouncer|COUNT [5] & (!\inputLogicModule|clk_debouncer|COUNT[4]~25 )) # (!\inputLogicModule|clk_debouncer|COUNT [5] & ((\inputLogicModule|clk_debouncer|COUNT[4]~25 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[5]~27  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[4]~25 ) # (!\inputLogicModule|clk_debouncer|COUNT [5]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[4]~25 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[5]~26_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[5]~27 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[5]~26 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N11
dffeas \inputLogicModule|clk_debouncer|COUNT[5] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[5] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[6]~28 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[6]~28_combout  = (\inputLogicModule|clk_debouncer|COUNT [6] & (\inputLogicModule|clk_debouncer|COUNT[5]~27  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [6] & (!\inputLogicModule|clk_debouncer|COUNT[5]~27  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[6]~29  = CARRY((\inputLogicModule|clk_debouncer|COUNT [6] & !\inputLogicModule|clk_debouncer|COUNT[5]~27 ))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[5]~27 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[6]~28_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[6]~29 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[6]~28 .lut_mask = 16'hA50A;
defparam \inputLogicModule|clk_debouncer|COUNT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N13
dffeas \inputLogicModule|clk_debouncer|COUNT[6] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[6] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[7]~30 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[7]~30_combout  = (\inputLogicModule|clk_debouncer|COUNT [7] & (!\inputLogicModule|clk_debouncer|COUNT[6]~29 )) # (!\inputLogicModule|clk_debouncer|COUNT [7] & ((\inputLogicModule|clk_debouncer|COUNT[6]~29 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[7]~31  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[6]~29 ) # (!\inputLogicModule|clk_debouncer|COUNT [7]))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[6]~29 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[7]~30_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[7]~31 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[7]~30 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|clk_debouncer|COUNT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N15
dffeas \inputLogicModule|clk_debouncer|COUNT[7] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[7] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[8]~32 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[8]~32_combout  = (\inputLogicModule|clk_debouncer|COUNT [8] & (\inputLogicModule|clk_debouncer|COUNT[7]~31  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [8] & (!\inputLogicModule|clk_debouncer|COUNT[7]~31  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[8]~33  = CARRY((\inputLogicModule|clk_debouncer|COUNT [8] & !\inputLogicModule|clk_debouncer|COUNT[7]~31 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[7]~31 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[8]~32_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[8]~33 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[8]~32 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N17
dffeas \inputLogicModule|clk_debouncer|COUNT[8] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[8] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[9]~34 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[9]~34_combout  = (\inputLogicModule|clk_debouncer|COUNT [9] & (!\inputLogicModule|clk_debouncer|COUNT[8]~33 )) # (!\inputLogicModule|clk_debouncer|COUNT [9] & ((\inputLogicModule|clk_debouncer|COUNT[8]~33 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[9]~35  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[8]~33 ) # (!\inputLogicModule|clk_debouncer|COUNT [9]))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[8]~33 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[9]~34_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[9]~35 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[9]~34 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|clk_debouncer|COUNT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N19
dffeas \inputLogicModule|clk_debouncer|COUNT[9] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[9] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[10]~36 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[10]~36_combout  = (\inputLogicModule|clk_debouncer|COUNT [10] & (\inputLogicModule|clk_debouncer|COUNT[9]~35  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [10] & (!\inputLogicModule|clk_debouncer|COUNT[9]~35  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[10]~37  = CARRY((\inputLogicModule|clk_debouncer|COUNT [10] & !\inputLogicModule|clk_debouncer|COUNT[9]~35 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[9]~35 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[10]~36_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[10]~37 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[10]~36 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N21
dffeas \inputLogicModule|clk_debouncer|COUNT[10] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[10] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[11]~38 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[11]~38_combout  = (\inputLogicModule|clk_debouncer|COUNT [11] & (!\inputLogicModule|clk_debouncer|COUNT[10]~37 )) # (!\inputLogicModule|clk_debouncer|COUNT [11] & ((\inputLogicModule|clk_debouncer|COUNT[10]~37 ) # 
// (GND)))
// \inputLogicModule|clk_debouncer|COUNT[11]~39  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[10]~37 ) # (!\inputLogicModule|clk_debouncer|COUNT [11]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[10]~37 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[11]~38_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[11]~39 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[11]~38 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N23
dffeas \inputLogicModule|clk_debouncer|COUNT[11] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[11] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[12]~40 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[12]~40_combout  = (\inputLogicModule|clk_debouncer|COUNT [12] & (\inputLogicModule|clk_debouncer|COUNT[11]~39  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [12] & (!\inputLogicModule|clk_debouncer|COUNT[11]~39  
// & VCC))
// \inputLogicModule|clk_debouncer|COUNT[12]~41  = CARRY((\inputLogicModule|clk_debouncer|COUNT [12] & !\inputLogicModule|clk_debouncer|COUNT[11]~39 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[11]~39 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[12]~40_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[12]~41 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[12]~40 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N25
dffeas \inputLogicModule|clk_debouncer|COUNT[12] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[12] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[13]~42 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[13]~42_combout  = (\inputLogicModule|clk_debouncer|COUNT [13] & (!\inputLogicModule|clk_debouncer|COUNT[12]~41 )) # (!\inputLogicModule|clk_debouncer|COUNT [13] & ((\inputLogicModule|clk_debouncer|COUNT[12]~41 ) # 
// (GND)))
// \inputLogicModule|clk_debouncer|COUNT[13]~43  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[12]~41 ) # (!\inputLogicModule|clk_debouncer|COUNT [13]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[12]~41 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[13]~42_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[13]~43 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[13]~42 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N27
dffeas \inputLogicModule|clk_debouncer|COUNT[13] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[13] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[14]~44 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[14]~44_combout  = (\inputLogicModule|clk_debouncer|COUNT [14] & (\inputLogicModule|clk_debouncer|COUNT[13]~43  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [14] & (!\inputLogicModule|clk_debouncer|COUNT[13]~43  
// & VCC))
// \inputLogicModule|clk_debouncer|COUNT[14]~45  = CARRY((\inputLogicModule|clk_debouncer|COUNT [14] & !\inputLogicModule|clk_debouncer|COUNT[13]~43 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[13]~43 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[14]~44_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[14]~45 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[14]~44 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N29
dffeas \inputLogicModule|clk_debouncer|COUNT[14] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[14] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[15]~46 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[15]~46_combout  = \inputLogicModule|clk_debouncer|COUNT [15] $ (\inputLogicModule|clk_debouncer|COUNT[14]~45 )

	.dataa(\inputLogicModule|clk_debouncer|COUNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inputLogicModule|clk_debouncer|COUNT[14]~45 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[15]~46 .lut_mask = 16'h5A5A;
defparam \inputLogicModule|clk_debouncer|COUNT[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y43_N31
dffeas \inputLogicModule|clk_debouncer|COUNT[15] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[15] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~3 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~3_combout  = (!\inputLogicModule|clk_debouncer|COUNT [14]) # (!\inputLogicModule|clk_debouncer|COUNT [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|clk_debouncer|COUNT [15]),
	.datad(\inputLogicModule|clk_debouncer|COUNT [14]),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~3 .lut_mask = 16'h0FFF;
defparam \inputLogicModule|clk_debouncer|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|A~0 (
// Equation(s):
// \inputLogicModule|clk_debouncer|A~0_combout  = (\inputLogicModule|clk_debouncer|LessThan0~3_combout  & (\inputLogicModule|clk_debouncer|A~q )) # (!\inputLogicModule|clk_debouncer|LessThan0~3_combout  & ((\inputLogicModule|clk_debouncer|LessThan0~2_combout 
//  & (\inputLogicModule|clk_debouncer|A~q )) # (!\inputLogicModule|clk_debouncer|LessThan0~2_combout  & ((\Clock_Button~input_o )))))

	.dataa(\inputLogicModule|clk_debouncer|A~q ),
	.datab(\Clock_Button~input_o ),
	.datac(\inputLogicModule|clk_debouncer|LessThan0~3_combout ),
	.datad(\inputLogicModule|clk_debouncer|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A~0 .lut_mask = 16'hAAAC;
defparam \inputLogicModule|clk_debouncer|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|A~feeder (
// Equation(s):
// \inputLogicModule|clk_debouncer|A~feeder_combout  = \inputLogicModule|clk_debouncer|A~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|clk_debouncer|A~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A~feeder .lut_mask = 16'hFF00;
defparam \inputLogicModule|clk_debouncer|A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N17
dffeas \inputLogicModule|clk_debouncer|A (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|A .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \inputLogicModule|clk_debouncer|A~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inputLogicModule|clk_debouncer|A~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inputLogicModule|clk_debouncer|A~clkctrl_outclk ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A~clkctrl .clock_type = "global clock";
defparam \inputLogicModule|clk_debouncer|A~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[2]~input (
	.i(Raw_Data_From_Switches[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[2]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[2]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[2]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[9]~input (
	.i(Raw_Data_From_Switches[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[9]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[9]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[9]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[8]~input (
	.i(Raw_Data_From_Switches[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[8]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[8]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[8]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~12 (
// Equation(s):
// \controllerModule|IMM[8]~12_combout  = (!\controllerModule|IMM[9]~4_combout  & ((\Raw_Data_From_Switches[8]~input_o ) # (!\controllerModule|Ext~0_combout )))

	.dataa(gnd),
	.datab(\Raw_Data_From_Switches[8]~input_o ),
	.datac(\controllerModule|Ext~0_combout ),
	.datad(\controllerModule|IMM[9]~4_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~12 .lut_mask = 16'h00CF;
defparam \controllerModule|IMM[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
fiftyfivenm_lcell_comb \ramModule|Stored_Address[8]~feeder (
// Equation(s):
// \ramModule|Stored_Address[8]~feeder_combout  = \controllerModule|IMM[8]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controllerModule|IMM[8]~13_combout ),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[8]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|Stored_Address[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[3]~input (
	.i(Raw_Data_From_Switches[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[3]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[3]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[3]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~18 (
// Equation(s):
// \inputLogicModule|databus[3]~18_combout  = (\Raw_Data_From_Switches[3]~input_o  & ((\instructionRegister|Q [3]) # ((!\controllerModule|IMM[9]~4_combout )))) # (!\Raw_Data_From_Switches[3]~input_o  & (!\controllerModule|Ext~0_combout  & 
// ((\instructionRegister|Q [3]) # (!\controllerModule|IMM[9]~4_combout ))))

	.dataa(\Raw_Data_From_Switches[3]~input_o ),
	.datab(\instructionRegister|Q [3]),
	.datac(\controllerModule|Ext~0_combout ),
	.datad(\controllerModule|IMM[9]~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~18 .lut_mask = 16'h8CAF;
defparam \inputLogicModule|databus[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
fiftyfivenm_lcell_comb \outputLogicModule|Decoder0~0 (
// Equation(s):
// \outputLogicModule|Decoder0~0_combout  = (!\countermodule|CNT [0] & \countermodule|CNT [1])

	.dataa(gnd),
	.datab(\countermodule|CNT [0]),
	.datac(gnd),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder0~0 .lut_mask = 16'h3300;
defparam \outputLogicModule|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
fiftyfivenm_lcell_comb \controllerModule|RAM_read_from_RAM~4 (
// Equation(s):
// \controllerModule|RAM_read_from_RAM~4_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [8] & (!\controllerModule|Equal8~0_combout  & \outputLogicModule|Decoder0~0_combout )))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [8]),
	.datac(\controllerModule|Equal8~0_combout ),
	.datad(\outputLogicModule|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|RAM_read_from_RAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|RAM_read_from_RAM~4 .lut_mask = 16'h0100;
defparam \controllerModule|RAM_read_from_RAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \ramModule|memory_array_rtl_0_bypass[24] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
fiftyfivenm_lcell_comb \controllerModule|RAM_write_to_RAM~0 (
// Equation(s):
// \controllerModule|RAM_write_to_RAM~0_combout  = (\instructionRegister|Q [0] & (\outputLogicModule|Decoder0~0_combout  & (\controllerModule|Equal9~0_combout  & \controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\instructionRegister|Q [0]),
	.datab(\outputLogicModule|Decoder0~0_combout ),
	.datac(\controllerModule|Equal9~0_combout ),
	.datad(\controllerModule|EN_AddressRegRead~4_combout ),
	.cin(gnd),
	.combout(\controllerModule|RAM_write_to_RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|RAM_write_to_RAM~0 .lut_mask = 16'h8000;
defparam \controllerModule|RAM_write_to_RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
fiftyfivenm_lcell_comb \ramModule|Stored_Address[0]~feeder (
// Equation(s):
// \ramModule|Stored_Address[0]~feeder_combout  = \inputLogicModule|databus[0]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[0]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|Stored_Address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N21
dffeas \ramModule|Stored_Address[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[0] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N15
dffeas \ramModule|Stored_Address[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[1] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
fiftyfivenm_lcell_comb \ramModule|Stored_Address[2]~feeder (
// Equation(s):
// \ramModule|Stored_Address[2]~feeder_combout  = \inputLogicModule|databus[2]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[2]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|Stored_Address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N3
dffeas \ramModule|Stored_Address[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[2] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
fiftyfivenm_lcell_comb \ramModule|Stored_Address[3]~feeder (
// Equation(s):
// \ramModule|Stored_Address[3]~feeder_combout  = \inputLogicModule|databus[3]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[3]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|Stored_Address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N17
dffeas \ramModule|Stored_Address[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[3] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[4]~input (
	.i(Raw_Data_From_Switches[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[4]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[4]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[4]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
fiftyfivenm_lcell_comb \outputLogicModule|Decoder0~2 (
// Equation(s):
// \outputLogicModule|Decoder0~2_combout  = (\countermodule|CNT [1]) # (\countermodule|CNT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder0~2 .lut_mask = 16'hFFF0;
defparam \outputLogicModule|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N29
dffeas \instructionRegister|Q[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[4] .is_wysiwyg = "true";
defparam \instructionRegister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~21 (
// Equation(s):
// \inputLogicModule|databus[4]~21_combout  = (\Raw_Data_From_Switches[4]~input_o  & (((\instructionRegister|Q [4]) # (!\controllerModule|IMM[9]~4_combout )))) # (!\Raw_Data_From_Switches[4]~input_o  & (!\controllerModule|Ext~0_combout  & 
// ((\instructionRegister|Q [4]) # (!\controllerModule|IMM[9]~4_combout ))))

	.dataa(\Raw_Data_From_Switches[4]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\controllerModule|IMM[9]~4_combout ),
	.datad(\instructionRegister|Q [4]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~21 .lut_mask = 16'hBB0B;
defparam \inputLogicModule|databus[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
fiftyfivenm_lcell_comb \controllerModule|always0~0 (
// Equation(s):
// \controllerModule|always0~0_combout  = (!\instructionRegister|Q [2] & (!\instructionRegister|Q [0] & (!\instructionRegister|Q [1] & !\instructionRegister|Q [3])))

	.dataa(\instructionRegister|Q [2]),
	.datab(\instructionRegister|Q [0]),
	.datac(\instructionRegister|Q [1]),
	.datad(\instructionRegister|Q [3]),
	.cin(gnd),
	.combout(\controllerModule|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|always0~0 .lut_mask = 16'h0001;
defparam \controllerModule|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
fiftyfivenm_lcell_comb \controllerModule|ENR~5 (
// Equation(s):
// \controllerModule|ENR~5_combout  = (\countermodule|CNT [0] & (!\countermodule|CNT [1] & ((!\controllerModule|EN_AddressRegRead~4_combout ) # (!\controllerModule|always0~0_combout ))))

	.dataa(\controllerModule|always0~0_combout ),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|EN_AddressRegRead~4_combout ),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|ENR~5_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENR~5 .lut_mask = 16'h004C;
defparam \controllerModule|ENR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
fiftyfivenm_lcell_comb \controllerModule|ENR~4 (
// Equation(s):
// \controllerModule|ENR~4_combout  = (\controllerModule|ENR~5_combout ) # ((\controllerModule|ENW~0_combout  & (\controllerModule|Equal8~0_combout  & \outputLogicModule|Decoder0~0_combout )))

	.dataa(\controllerModule|ENR~5_combout ),
	.datab(\controllerModule|ENW~0_combout ),
	.datac(\controllerModule|Equal8~0_combout ),
	.datad(\outputLogicModule|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|ENR~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENR~4 .lut_mask = 16'hEAAA;
defparam \controllerModule|ENR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N2
fiftyfivenm_lcell_comb \controllerModule|ALUcont[3]~3 (
// Equation(s):
// \controllerModule|ALUcont[3]~3_combout  = (!\instructionRegister|Q [9] & (\instructionRegister|Q [3] & !\instructionRegister|Q [8]))

	.dataa(\instructionRegister|Q [9]),
	.datab(gnd),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[3]~3 .lut_mask = 16'h0050;
defparam \controllerModule|ALUcont[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
fiftyfivenm_lcell_comb \multistageALU|Mux6~0 (
// Equation(s):
// \multistageALU|Mux6~0_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [8] & (\instructionRegister|Q [3] & !\instructionRegister|Q [2])))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~0 .lut_mask = 16'h0010;
defparam \multistageALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
fiftyfivenm_lcell_comb \controllerModule|ALUcont[1]~2 (
// Equation(s):
// \controllerModule|ALUcont[1]~2_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [8] & !\instructionRegister|Q [1]))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [8]),
	.datac(gnd),
	.datad(\instructionRegister|Q [1]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[1]~2 .lut_mask = 16'h0011;
defparam \controllerModule|ALUcont[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N12
fiftyfivenm_lcell_comb \controllerModule|ALUcont[0]~0 (
// Equation(s):
// \controllerModule|ALUcont[0]~0_combout  = (!\instructionRegister|Q [8] & (\instructionRegister|Q [0] & !\instructionRegister|Q [9]))

	.dataa(gnd),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [0]),
	.datad(\instructionRegister|Q [9]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[0]~0 .lut_mask = 16'h0030;
defparam \controllerModule|ALUcont[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N24
fiftyfivenm_lcell_comb \controllerModule|Ain~0 (
// Equation(s):
// \controllerModule|Ain~0_combout  = (\outputLogicModule|Decoder0~1_combout  & ((\instructionRegister|Q [3] $ (\instructionRegister|Q [2])) # (!\controllerModule|ALUcont[1]~2_combout )))

	.dataa(\outputLogicModule|Decoder0~1_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\controllerModule|Ain~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Ain~0 .lut_mask = 16'h2AA2;
defparam \controllerModule|Ain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N23
dffeas \multistageALU|A[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[4] .is_wysiwyg = "true";
defparam \multistageALU|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
fiftyfivenm_lcell_comb \multistageALU|Mux5~11 (
// Equation(s):
// \multistageALU|Mux5~11_combout  = (\controllerModule|ALUcont[1]~2_combout  & (!\controllerModule|ALUcont[0]~0_combout  & (\multistageALU|A [4] $ (\inputLogicModule|databus[4]~22_combout ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|A [4]),
	.datad(\inputLogicModule|databus[4]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~11 .lut_mask = 16'h0220;
defparam \multistageALU|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N21
dffeas \multistageALU|A[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\controllerModule|IMM[9]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[9] .is_wysiwyg = "true";
defparam \multistageALU|A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N4
fiftyfivenm_lcell_comb \multistageALU|Add0~7 (
// Equation(s):
// \multistageALU|Add0~7_combout  = (!\instructionRegister|Q [8] & (\instructionRegister|Q [0] & (\multistageALU|A [9] & !\instructionRegister|Q [9])))

	.dataa(\instructionRegister|Q [8]),
	.datab(\instructionRegister|Q [0]),
	.datac(\multistageALU|A [9]),
	.datad(\instructionRegister|Q [9]),
	.cin(gnd),
	.combout(\multistageALU|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~7 .lut_mask = 16'h0040;
defparam \multistageALU|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[5]~input (
	.i(Raw_Data_From_Switches[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[5]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[5]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[5]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y49_N25
dffeas \instructionRegister|Q[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[5] .is_wysiwyg = "true";
defparam \instructionRegister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~24 (
// Equation(s):
// \inputLogicModule|databus[5]~24_combout  = (\Raw_Data_From_Switches[5]~input_o  & (((\instructionRegister|Q [5]) # (!\controllerModule|IMM[9]~4_combout )))) # (!\Raw_Data_From_Switches[5]~input_o  & (!\controllerModule|Ext~0_combout  & 
// ((\instructionRegister|Q [5]) # (!\controllerModule|IMM[9]~4_combout ))))

	.dataa(\Raw_Data_From_Switches[5]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\controllerModule|IMM[9]~4_combout ),
	.datad(\instructionRegister|Q [5]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~24 .lut_mask = 16'hBB0B;
defparam \inputLogicModule|databus[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N5
dffeas \ramModule|memory_array_rtl_0_bypass[26] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
fiftyfivenm_lcell_comb \ramModule|Stored_Address[5]~feeder (
// Equation(s):
// \ramModule|Stored_Address[5]~feeder_combout  = \inputLogicModule|databus[5]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[5]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|Stored_Address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N1
dffeas \ramModule|Stored_Address[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[5] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[6]~input (
	.i(Raw_Data_From_Switches[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[6]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[6]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[6]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~6 (
// Equation(s):
// \controllerModule|IMM[6]~6_combout  = (!\controllerModule|IMM[9]~4_combout  & ((\Raw_Data_From_Switches[6]~input_o ) # (!\controllerModule|Ext~0_combout )))

	.dataa(\Raw_Data_From_Switches[6]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(gnd),
	.datad(\controllerModule|IMM[9]~4_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~6 .lut_mask = 16'h00BB;
defparam \controllerModule|IMM[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
fiftyfivenm_lcell_comb \controllerModule|ALUcont[2]~1 (
// Equation(s):
// \controllerModule|ALUcont[2]~1_combout  = (\instructionRegister|Q [8]) # ((\instructionRegister|Q [9]) # (!\instructionRegister|Q [2]))

	.dataa(gnd),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [2]),
	.datad(\instructionRegister|Q [9]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[2]~1 .lut_mask = 16'hFFCF;
defparam \controllerModule|ALUcont[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N3
dffeas \multistageALU|A[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\controllerModule|IMM[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[6] .is_wysiwyg = "true";
defparam \multistageALU|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
fiftyfivenm_lcell_comb \multistageALU|Mux3~4 (
// Equation(s):
// \multistageALU|Mux3~4_combout  = (!\controllerModule|ALUcont[0]~0_combout  & (\multistageALU|A [6] $ (\controllerModule|IMM[6]~7_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|A [6]),
	.datad(\controllerModule|IMM[6]~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~4 .lut_mask = 16'h0330;
defparam \multistageALU|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
fiftyfivenm_lcell_comb \multistageALU|A[5]~feeder (
// Equation(s):
// \multistageALU|A[5]~feeder_combout  = \inputLogicModule|databus[5]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|A[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|A[5]~feeder .lut_mask = 16'hFF00;
defparam \multistageALU|A[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N27
dffeas \multistageALU|A[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|A[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[5] .is_wysiwyg = "true";
defparam \multistageALU|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
fiftyfivenm_lcell_comb \multistageALU|Mux3~6 (
// Equation(s):
// \multistageALU|Mux3~6_combout  = (!\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [5]))) # (!\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [6]))))

	.dataa(\multistageALU|A [6]),
	.datab(\inputLogicModule|databus[1]~13_combout ),
	.datac(\multistageALU|A [5]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~6 .lut_mask = 16'h3022;
defparam \multistageALU|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N13
dffeas \multistageALU|A[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[1] .is_wysiwyg = "true";
defparam \multistageALU|A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N29
dffeas \multistageALU|A[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[0] .is_wysiwyg = "true";
defparam \multistageALU|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
fiftyfivenm_lcell_comb \multistageALU|A[2]~feeder (
// Equation(s):
// \multistageALU|A[2]~feeder_combout  = \inputLogicModule|databus[2]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[2]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|A[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|A[2]~feeder .lut_mask = 16'hFF00;
defparam \multistageALU|A[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N5
dffeas \multistageALU|A[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[2] .is_wysiwyg = "true";
defparam \multistageALU|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~8 (
// Equation(s):
// \multistageALU|ShiftLeft0~8_combout  = (!\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [0])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [2])))))

	.dataa(\multistageALU|A [0]),
	.datab(\inputLogicModule|databus[0]~10_combout ),
	.datac(\multistageALU|A [2]),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~8 .lut_mask = 16'h2230;
defparam \multistageALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~9 (
// Equation(s):
// \multistageALU|ShiftLeft0~9_combout  = (\multistageALU|ShiftLeft0~8_combout ) # ((\multistageALU|A [1] & (\inputLogicModule|databus[0]~10_combout  & !\inputLogicModule|databus[1]~13_combout )))

	.dataa(\multistageALU|A [1]),
	.datab(\inputLogicModule|databus[0]~10_combout ),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\multistageALU|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~9 .lut_mask = 16'hFF08;
defparam \multistageALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N29
dffeas \multistageALU|A[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[3] .is_wysiwyg = "true";
defparam \multistageALU|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
fiftyfivenm_lcell_comb \multistageALU|Mux3~5 (
// Equation(s):
// \multistageALU|Mux3~5_combout  = (\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [3])) # (!\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [4])))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [4]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~5 .lut_mask = 16'hA0C0;
defparam \multistageALU|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
fiftyfivenm_lcell_comb \multistageALU|Mux3~7 (
// Equation(s):
// \multistageALU|Mux3~7_combout  = (\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftLeft0~9_combout )))) # (!\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|Mux3~6_combout ) # ((\multistageALU|Mux3~5_combout ))))

	.dataa(\multistageALU|Mux3~6_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|ShiftLeft0~9_combout ),
	.datad(\multistageALU|Mux3~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~7 .lut_mask = 16'hF3E2;
defparam \multistageALU|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N7
dffeas \ramModule|memory_array_rtl_0_bypass[28] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
fiftyfivenm_lcell_comb \ramModule|Stored_Address[7]~feeder (
// Equation(s):
// \ramModule|Stored_Address[7]~feeder_combout  = \controllerModule|IMM[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[7]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|Stored_Address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N9
dffeas \ramModule|Stored_Address[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[7] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
fiftyfivenm_lcell_comb \ramModule|Stored_Address[9]~feeder (
// Equation(s):
// \ramModule|Stored_Address[9]~feeder_combout  = \controllerModule|IMM[9]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[9]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[9]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|Stored_Address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \ramModule|Stored_Address[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[9] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y49_N0
fiftyfivenm_ram_block \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\controllerModule|RAM_write_to_RAM~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\controllerModule|EN_AddressRegRead~5_combout ),
	.clk0(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.clk1(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.ena0(\controllerModule|RAM_write_to_RAM~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\controllerModule|IMM[8]~13_combout ,\controllerModule|IMM[7]~10_combout ,\controllerModule|IMM[6]~7_combout ,\inputLogicModule|databus[5]~25_combout ,\inputLogicModule|databus[4]~22_combout ,\inputLogicModule|databus[3]~19_combout ,
\inputLogicModule|databus[2]~16_combout ,\inputLogicModule|databus[1]~13_combout ,\inputLogicModule|databus[0]~10_combout }),
	.portaaddr({\ramModule|Stored_Address [9],\ramModule|Stored_Address [8],\ramModule|Stored_Address [7],\ramModule|Stored_Address [6],\ramModule|Stored_Address [5],\ramModule|Stored_Address [4],\ramModule|Stored_Address [3],\ramModule|Stored_Address [2],\ramModule|Stored_Address [1],
\ramModule|Stored_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\controllerModule|IMM[9]~16_combout ,\controllerModule|IMM[8]~13_combout ,\controllerModule|IMM[7]~10_combout ,\controllerModule|IMM[6]~7_combout ,\inputLogicModule|databus[5]~25_combout ,\inputLogicModule|databus[4]~22_combout ,
\inputLogicModule|databus[3]~19_combout ,\inputLogicModule|databus[2]~16_combout ,\inputLogicModule|databus[1]~13_combout ,\inputLogicModule|databus[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram_1024x10:ramModule|altsyncram:memory_array_rtl_0|altsyncram_7fd1:auto_generated|ALTSYNCRAM";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \ramModule|data_out[7]~7 (
// Equation(s):
// \ramModule|data_out[7]~7_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [28])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a7 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\ramModule|memory_array~6_combout ),
	.datab(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [28]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ramModule|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[7]~7 .lut_mask = 16'hF7B3;
defparam \ramModule|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[7]~input (
	.i(Raw_Data_From_Switches[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[7]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[7]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[7]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~9 (
// Equation(s):
// \controllerModule|IMM[7]~9_combout  = (!\controllerModule|IMM[9]~4_combout  & ((\Raw_Data_From_Switches[7]~input_o ) # (!\controllerModule|Ext~0_combout )))

	.dataa(\Raw_Data_From_Switches[7]~input_o ),
	.datab(gnd),
	.datac(\controllerModule|Ext~0_combout ),
	.datad(\controllerModule|IMM[9]~4_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~9 .lut_mask = 16'h00AF;
defparam \controllerModule|IMM[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N27
dffeas \multistageALU|A[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\controllerModule|IMM[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[7] .is_wysiwyg = "true";
defparam \multistageALU|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N6
fiftyfivenm_lcell_comb \multistageALU|Mux2~1 (
// Equation(s):
// \multistageALU|Mux2~1_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [7] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\multistageALU|A [7]),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~1 .lut_mask = 16'h0FDE;
defparam \multistageALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N4
fiftyfivenm_lcell_comb \multistageALU|Mux2~2 (
// Equation(s):
// \multistageALU|Mux2~2_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\multistageALU|A [7] & \controllerModule|ALUcont[0]~0_combout )) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\multistageALU|A [7] & \controllerModule|ALUcont[0]~0_combout )))))

	.dataa(\multistageALU|A [7]),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~2 .lut_mask = 16'h93EC;
defparam \multistageALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
fiftyfivenm_lcell_comb \multistageALU|Add0~32 (
// Equation(s):
// \multistageALU|Add0~32_combout  = (\multistageALU|A [7] & (((\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\multistageALU|A [7]),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~32 .lut_mask = 16'hC4CC;
defparam \multistageALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
fiftyfivenm_lcell_comb \multistageALU|Add0~1 (
// Equation(s):
// \multistageALU|Add0~1_combout  = (\controllerModule|EN_AddressRegRead~4_combout  & ((\instructionRegister|Q [0]) # ((\instructionRegister|Q [2] & !\instructionRegister|Q [3]))))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\instructionRegister|Q [2]),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [0]),
	.cin(gnd),
	.combout(\multistageALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~1 .lut_mask = 16'hAA08;
defparam \multistageALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
fiftyfivenm_lcell_comb \multistageALU|Add0~33 (
// Equation(s):
// \multistageALU|Add0~33_combout  = \multistageALU|Add0~1_combout  $ (\controllerModule|IMM[7]~10_combout )

	.dataa(gnd),
	.datab(\multistageALU|Add0~1_combout ),
	.datac(gnd),
	.datad(\controllerModule|IMM[7]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~33 .lut_mask = 16'h33CC;
defparam \multistageALU|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
fiftyfivenm_lcell_comb \multistageALU|Add0~29 (
// Equation(s):
// \multistageALU|Add0~29_combout  = \multistageALU|Add0~1_combout  $ (\controllerModule|IMM[6]~7_combout )

	.dataa(\multistageALU|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controllerModule|IMM[6]~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~29 .lut_mask = 16'h55AA;
defparam \multistageALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
fiftyfivenm_lcell_comb \multistageALU|Add0~28 (
// Equation(s):
// \multistageALU|Add0~28_combout  = (\multistageALU|A [6] & (((\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\instructionRegister|Q [2]),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|A [6]),
	.cin(gnd),
	.combout(\multistageALU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~28 .lut_mask = 16'hF700;
defparam \multistageALU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
fiftyfivenm_lcell_comb \multistageALU|Add0~24 (
// Equation(s):
// \multistageALU|Add0~24_combout  = (\multistageALU|A [5] & ((\instructionRegister|Q [3]) # ((!\instructionRegister|Q [2]) # (!\controllerModule|EN_AddressRegRead~4_combout ))))

	.dataa(\multistageALU|A [5]),
	.datab(\instructionRegister|Q [3]),
	.datac(\controllerModule|EN_AddressRegRead~4_combout ),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~24 .lut_mask = 16'h8AAA;
defparam \multistageALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
fiftyfivenm_lcell_comb \multistageALU|Add0~25 (
// Equation(s):
// \multistageALU|Add0~25_combout  = \multistageALU|Add0~1_combout  $ (\inputLogicModule|databus[5]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multistageALU|Add0~1_combout ),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~25 .lut_mask = 16'h0FF0;
defparam \multistageALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
fiftyfivenm_lcell_comb \multistageALU|Add0~20 (
// Equation(s):
// \multistageALU|Add0~20_combout  = (\multistageALU|A [4] & ((\instructionRegister|Q [3]) # ((!\instructionRegister|Q [2]) # (!\controllerModule|EN_AddressRegRead~4_combout ))))

	.dataa(\multistageALU|A [4]),
	.datab(\instructionRegister|Q [3]),
	.datac(\controllerModule|EN_AddressRegRead~4_combout ),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~20 .lut_mask = 16'h8AAA;
defparam \multistageALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
fiftyfivenm_lcell_comb \multistageALU|Add0~21 (
// Equation(s):
// \multistageALU|Add0~21_combout  = \multistageALU|Add0~1_combout  $ (\inputLogicModule|databus[4]~22_combout )

	.dataa(gnd),
	.datab(\multistageALU|Add0~1_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[4]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~21 .lut_mask = 16'h33CC;
defparam \multistageALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
fiftyfivenm_lcell_comb \multistageALU|Add0~17 (
// Equation(s):
// \multistageALU|Add0~17_combout  = \multistageALU|Add0~1_combout  $ (\inputLogicModule|databus[3]~19_combout )

	.dataa(gnd),
	.datab(\multistageALU|Add0~1_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[3]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~17 .lut_mask = 16'h33CC;
defparam \multistageALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
fiftyfivenm_lcell_comb \multistageALU|Add0~16 (
// Equation(s):
// \multistageALU|Add0~16_combout  = (\multistageALU|A [3] & (((\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\instructionRegister|Q [3]),
	.datac(\multistageALU|A [3]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~16 .lut_mask = 16'hD0F0;
defparam \multistageALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
fiftyfivenm_lcell_comb \multistageALU|Add0~12 (
// Equation(s):
// \multistageALU|Add0~12_combout  = (\multistageALU|A [2] & ((\instructionRegister|Q [3]) # ((!\instructionRegister|Q [2]) # (!\controllerModule|EN_AddressRegRead~4_combout ))))

	.dataa(\multistageALU|A [2]),
	.datab(\instructionRegister|Q [3]),
	.datac(\controllerModule|EN_AddressRegRead~4_combout ),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~12 .lut_mask = 16'h8AAA;
defparam \multistageALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
fiftyfivenm_lcell_comb \multistageALU|Add0~13 (
// Equation(s):
// \multistageALU|Add0~13_combout  = \multistageALU|Add0~1_combout  $ (\inputLogicModule|databus[2]~16_combout )

	.dataa(\multistageALU|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[2]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~13 .lut_mask = 16'h55AA;
defparam \multistageALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
fiftyfivenm_lcell_comb \multistageALU|Add0~9 (
// Equation(s):
// \multistageALU|Add0~9_combout  = \multistageALU|Add0~1_combout  $ (\inputLogicModule|databus[1]~13_combout )

	.dataa(\multistageALU|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~9 .lut_mask = 16'h55AA;
defparam \multistageALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
fiftyfivenm_lcell_comb \multistageALU|Add0~8 (
// Equation(s):
// \multistageALU|Add0~8_combout  = (\multistageALU|A [1] & (((\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\multistageALU|A [1]),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~8 .lut_mask = 16'hC4CC;
defparam \multistageALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
fiftyfivenm_lcell_comb \multistageALU|Add0~0 (
// Equation(s):
// \multistageALU|Add0~0_combout  = (\multistageALU|A [0]) # ((!\instructionRegister|Q [3] & (\controllerModule|EN_AddressRegRead~4_combout  & \instructionRegister|Q [2])))

	.dataa(\multistageALU|A [0]),
	.datab(\instructionRegister|Q [3]),
	.datac(\controllerModule|EN_AddressRegRead~4_combout ),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~0 .lut_mask = 16'hBAAA;
defparam \multistageALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
fiftyfivenm_lcell_comb \multistageALU|Add0~2 (
// Equation(s):
// \multistageALU|Add0~2_combout  = \multistageALU|Add0~1_combout  $ (\inputLogicModule|databus[0]~10_combout )

	.dataa(\multistageALU|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~2 .lut_mask = 16'h55AA;
defparam \multistageALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
fiftyfivenm_lcell_comb \multistageALU|Add0~4 (
// Equation(s):
// \multistageALU|Add0~4_cout  = CARRY((\instructionRegister|Q [0] & \controllerModule|EN_AddressRegRead~4_combout ))

	.dataa(\instructionRegister|Q [0]),
	.datab(\controllerModule|EN_AddressRegRead~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\multistageALU|Add0~4_cout ));
// synopsys translate_off
defparam \multistageALU|Add0~4 .lut_mask = 16'h0088;
defparam \multistageALU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
fiftyfivenm_lcell_comb \multistageALU|Add0~5 (
// Equation(s):
// \multistageALU|Add0~5_combout  = (\multistageALU|Add0~0_combout  & ((\multistageALU|Add0~2_combout  & (\multistageALU|Add0~4_cout  & VCC)) # (!\multistageALU|Add0~2_combout  & (!\multistageALU|Add0~4_cout )))) # (!\multistageALU|Add0~0_combout  & 
// ((\multistageALU|Add0~2_combout  & (!\multistageALU|Add0~4_cout )) # (!\multistageALU|Add0~2_combout  & ((\multistageALU|Add0~4_cout ) # (GND)))))
// \multistageALU|Add0~6  = CARRY((\multistageALU|Add0~0_combout  & (!\multistageALU|Add0~2_combout  & !\multistageALU|Add0~4_cout )) # (!\multistageALU|Add0~0_combout  & ((!\multistageALU|Add0~4_cout ) # (!\multistageALU|Add0~2_combout ))))

	.dataa(\multistageALU|Add0~0_combout ),
	.datab(\multistageALU|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~4_cout ),
	.combout(\multistageALU|Add0~5_combout ),
	.cout(\multistageALU|Add0~6 ));
// synopsys translate_off
defparam \multistageALU|Add0~5 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
fiftyfivenm_lcell_comb \multistageALU|Add0~10 (
// Equation(s):
// \multistageALU|Add0~10_combout  = ((\multistageALU|Add0~9_combout  $ (\multistageALU|Add0~8_combout  $ (!\multistageALU|Add0~6 )))) # (GND)
// \multistageALU|Add0~11  = CARRY((\multistageALU|Add0~9_combout  & ((\multistageALU|Add0~8_combout ) # (!\multistageALU|Add0~6 ))) # (!\multistageALU|Add0~9_combout  & (\multistageALU|Add0~8_combout  & !\multistageALU|Add0~6 )))

	.dataa(\multistageALU|Add0~9_combout ),
	.datab(\multistageALU|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~6 ),
	.combout(\multistageALU|Add0~10_combout ),
	.cout(\multistageALU|Add0~11 ));
// synopsys translate_off
defparam \multistageALU|Add0~10 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
fiftyfivenm_lcell_comb \multistageALU|Add0~14 (
// Equation(s):
// \multistageALU|Add0~14_combout  = (\multistageALU|Add0~12_combout  & ((\multistageALU|Add0~13_combout  & (\multistageALU|Add0~11  & VCC)) # (!\multistageALU|Add0~13_combout  & (!\multistageALU|Add0~11 )))) # (!\multistageALU|Add0~12_combout  & 
// ((\multistageALU|Add0~13_combout  & (!\multistageALU|Add0~11 )) # (!\multistageALU|Add0~13_combout  & ((\multistageALU|Add0~11 ) # (GND)))))
// \multistageALU|Add0~15  = CARRY((\multistageALU|Add0~12_combout  & (!\multistageALU|Add0~13_combout  & !\multistageALU|Add0~11 )) # (!\multistageALU|Add0~12_combout  & ((!\multistageALU|Add0~11 ) # (!\multistageALU|Add0~13_combout ))))

	.dataa(\multistageALU|Add0~12_combout ),
	.datab(\multistageALU|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~11 ),
	.combout(\multistageALU|Add0~14_combout ),
	.cout(\multistageALU|Add0~15 ));
// synopsys translate_off
defparam \multistageALU|Add0~14 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
fiftyfivenm_lcell_comb \multistageALU|Add0~18 (
// Equation(s):
// \multistageALU|Add0~18_combout  = ((\multistageALU|Add0~17_combout  $ (\multistageALU|Add0~16_combout  $ (!\multistageALU|Add0~15 )))) # (GND)
// \multistageALU|Add0~19  = CARRY((\multistageALU|Add0~17_combout  & ((\multistageALU|Add0~16_combout ) # (!\multistageALU|Add0~15 ))) # (!\multistageALU|Add0~17_combout  & (\multistageALU|Add0~16_combout  & !\multistageALU|Add0~15 )))

	.dataa(\multistageALU|Add0~17_combout ),
	.datab(\multistageALU|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~15 ),
	.combout(\multistageALU|Add0~18_combout ),
	.cout(\multistageALU|Add0~19 ));
// synopsys translate_off
defparam \multistageALU|Add0~18 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
fiftyfivenm_lcell_comb \multistageALU|Add0~22 (
// Equation(s):
// \multistageALU|Add0~22_combout  = (\multistageALU|Add0~20_combout  & ((\multistageALU|Add0~21_combout  & (\multistageALU|Add0~19  & VCC)) # (!\multistageALU|Add0~21_combout  & (!\multistageALU|Add0~19 )))) # (!\multistageALU|Add0~20_combout  & 
// ((\multistageALU|Add0~21_combout  & (!\multistageALU|Add0~19 )) # (!\multistageALU|Add0~21_combout  & ((\multistageALU|Add0~19 ) # (GND)))))
// \multistageALU|Add0~23  = CARRY((\multistageALU|Add0~20_combout  & (!\multistageALU|Add0~21_combout  & !\multistageALU|Add0~19 )) # (!\multistageALU|Add0~20_combout  & ((!\multistageALU|Add0~19 ) # (!\multistageALU|Add0~21_combout ))))

	.dataa(\multistageALU|Add0~20_combout ),
	.datab(\multistageALU|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~19 ),
	.combout(\multistageALU|Add0~22_combout ),
	.cout(\multistageALU|Add0~23 ));
// synopsys translate_off
defparam \multistageALU|Add0~22 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
fiftyfivenm_lcell_comb \multistageALU|Add0~26 (
// Equation(s):
// \multistageALU|Add0~26_combout  = ((\multistageALU|Add0~24_combout  $ (\multistageALU|Add0~25_combout  $ (!\multistageALU|Add0~23 )))) # (GND)
// \multistageALU|Add0~27  = CARRY((\multistageALU|Add0~24_combout  & ((\multistageALU|Add0~25_combout ) # (!\multistageALU|Add0~23 ))) # (!\multistageALU|Add0~24_combout  & (\multistageALU|Add0~25_combout  & !\multistageALU|Add0~23 )))

	.dataa(\multistageALU|Add0~24_combout ),
	.datab(\multistageALU|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~23 ),
	.combout(\multistageALU|Add0~26_combout ),
	.cout(\multistageALU|Add0~27 ));
// synopsys translate_off
defparam \multistageALU|Add0~26 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
fiftyfivenm_lcell_comb \multistageALU|Add0~30 (
// Equation(s):
// \multistageALU|Add0~30_combout  = (\multistageALU|Add0~29_combout  & ((\multistageALU|Add0~28_combout  & (\multistageALU|Add0~27  & VCC)) # (!\multistageALU|Add0~28_combout  & (!\multistageALU|Add0~27 )))) # (!\multistageALU|Add0~29_combout  & 
// ((\multistageALU|Add0~28_combout  & (!\multistageALU|Add0~27 )) # (!\multistageALU|Add0~28_combout  & ((\multistageALU|Add0~27 ) # (GND)))))
// \multistageALU|Add0~31  = CARRY((\multistageALU|Add0~29_combout  & (!\multistageALU|Add0~28_combout  & !\multistageALU|Add0~27 )) # (!\multistageALU|Add0~29_combout  & ((!\multistageALU|Add0~27 ) # (!\multistageALU|Add0~28_combout ))))

	.dataa(\multistageALU|Add0~29_combout ),
	.datab(\multistageALU|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~27 ),
	.combout(\multistageALU|Add0~30_combout ),
	.cout(\multistageALU|Add0~31 ));
// synopsys translate_off
defparam \multistageALU|Add0~30 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
fiftyfivenm_lcell_comb \multistageALU|Add0~34 (
// Equation(s):
// \multistageALU|Add0~34_combout  = ((\multistageALU|Add0~32_combout  $ (\multistageALU|Add0~33_combout  $ (!\multistageALU|Add0~31 )))) # (GND)
// \multistageALU|Add0~35  = CARRY((\multistageALU|Add0~32_combout  & ((\multistageALU|Add0~33_combout ) # (!\multistageALU|Add0~31 ))) # (!\multistageALU|Add0~32_combout  & (\multistageALU|Add0~33_combout  & !\multistageALU|Add0~31 )))

	.dataa(\multistageALU|Add0~32_combout ),
	.datab(\multistageALU|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~31 ),
	.combout(\multistageALU|Add0~34_combout ),
	.cout(\multistageALU|Add0~35 ));
// synopsys translate_off
defparam \multistageALU|Add0~34 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N2
fiftyfivenm_lcell_comb \multistageALU|Mux2~3 (
// Equation(s):
// \multistageALU|Mux2~3_combout  = (\multistageALU|Mux2~1_combout  & ((\multistageALU|Mux2~2_combout  & ((\multistageALU|Add0~34_combout ))) # (!\multistageALU|Mux2~2_combout  & (\controllerModule|IMM[7]~10_combout )))) # (!\multistageALU|Mux2~1_combout  & 
// (\multistageALU|Mux2~2_combout ))

	.dataa(\multistageALU|Mux2~1_combout ),
	.datab(\multistageALU|Mux2~2_combout ),
	.datac(\controllerModule|IMM[7]~10_combout ),
	.datad(\multistageALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~3 .lut_mask = 16'hEC64;
defparam \multistageALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
fiftyfivenm_lcell_comb \multistageALU|Mux2~10 (
// Equation(s):
// \multistageALU|Mux2~10_combout  = (\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|A [7] $ (\controllerModule|IMM[7]~10_combout )))

	.dataa(\multistageALU|A [7]),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\controllerModule|IMM[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multistageALU|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~10 .lut_mask = 16'h4848;
defparam \multistageALU|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
fiftyfivenm_lcell_comb \multistageALU|A[8]~feeder (
// Equation(s):
// \multistageALU|A[8]~feeder_combout  = \controllerModule|IMM[8]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[8]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multistageALU|A[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|A[8]~feeder .lut_mask = 16'hF0F0;
defparam \multistageALU|A[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N15
dffeas \multistageALU|A[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|A[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[8] .is_wysiwyg = "true";
defparam \multistageALU|A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
fiftyfivenm_lcell_comb \multistageALU|Mux2~0 (
// Equation(s):
// \multistageALU|Mux2~0_combout  = (!\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [8]))) # (!\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [7]))))

	.dataa(\multistageALU|A [7]),
	.datab(\multistageALU|A [8]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~0 .lut_mask = 16'h0C0A;
defparam \multistageALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~8 (
// Equation(s):
// \multistageALU|ShiftRight0~8_combout  = (\multistageALU|Mux2~0_combout ) # ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [9] & !\inputLogicModule|databus[0]~10_combout )))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\multistageALU|Mux2~0_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~8 .lut_mask = 16'hF0F8;
defparam \multistageALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N8
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~7 (
// Equation(s):
// \multistageALU|ShiftLeft0~7_combout  = (!\inputLogicModule|databus[3]~19_combout  & !\inputLogicModule|databus[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\inputLogicModule|databus[2]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~7 .lut_mask = 16'h000F;
defparam \multistageALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~18 (
// Equation(s):
// \multistageALU|ShiftLeft0~18_combout  = (\inputLogicModule|databus[4]~22_combout ) # ((\inputLogicModule|databus[5]~25_combout ) # ((\controllerModule|IMM[6]~7_combout ) # (\multistageALU|ShiftLeft0~6_combout )))

	.dataa(\inputLogicModule|databus[4]~22_combout ),
	.datab(\inputLogicModule|databus[5]~25_combout ),
	.datac(\controllerModule|IMM[6]~7_combout ),
	.datad(\multistageALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~18 .lut_mask = 16'hFFFE;
defparam \multistageALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
fiftyfivenm_lcell_comb \multistageALU|Mux2~11 (
// Equation(s):
// \multistageALU|Mux2~11_combout  = (\multistageALU|ShiftRight0~8_combout  & (!\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|ShiftLeft0~7_combout  & !\multistageALU|ShiftLeft0~18_combout )))

	.dataa(\multistageALU|ShiftRight0~8_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|ShiftLeft0~7_combout ),
	.datad(\multistageALU|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~11 .lut_mask = 16'h0020;
defparam \multistageALU|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
fiftyfivenm_lcell_comb \multistageALU|Mux2~12 (
// Equation(s):
// \multistageALU|Mux2~12_combout  = (\controllerModule|EN_AddressRegRead~4_combout  & (!\instructionRegister|Q [0] & ((\multistageALU|Mux2~10_combout ) # (\multistageALU|Mux2~11_combout )))) # (!\controllerModule|EN_AddressRegRead~4_combout  & 
// (((\multistageALU|Mux2~10_combout ) # (\multistageALU|Mux2~11_combout ))))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\instructionRegister|Q [0]),
	.datac(\multistageALU|Mux2~10_combout ),
	.datad(\multistageALU|Mux2~11_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~12 .lut_mask = 16'h7770;
defparam \multistageALU|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
fiftyfivenm_lcell_comb \multistageALU|Mux2~8 (
// Equation(s):
// \multistageALU|Mux2~8_combout  = (\multistageALU|ShiftLeft0~7_combout  & ((\multistageALU|Mux2~0_combout ) # ((\multistageALU|A [9] & \inputLogicModule|databus[1]~13_combout )))) # (!\multistageALU|ShiftLeft0~7_combout  & (\multistageALU|A [9]))

	.dataa(\multistageALU|ShiftLeft0~7_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\multistageALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~8 .lut_mask = 16'hEEC4;
defparam \multistageALU|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
fiftyfivenm_lcell_comb \multistageALU|Mux7~0 (
// Equation(s):
// \multistageALU|Mux7~0_combout  = (\controllerModule|ALUcont[0]~0_combout  & (!\multistageALU|ShiftLeft0~6_combout  & !\multistageALU|ShiftLeft0~5_combout ))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|ShiftLeft0~6_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~0 .lut_mask = 16'h000C;
defparam \multistageALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
fiftyfivenm_lcell_comb \multistageALU|Mux5~19 (
// Equation(s):
// \multistageALU|Mux5~19_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [1] & (!\instructionRegister|Q [8] & !\inputLogicModule|databus[3]~19_combout )))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [1]),
	.datac(\instructionRegister|Q [8]),
	.datad(\inputLogicModule|databus[3]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~19 .lut_mask = 16'h0001;
defparam \multistageALU|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
fiftyfivenm_lcell_comb \multistageALU|Mux2~5 (
// Equation(s):
// \multistageALU|Mux2~5_combout  = (\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [5]) # ((\inputLogicModule|databus[0]~10_combout )))) # (!\inputLogicModule|databus[1]~13_combout  & (((\multistageALU|A [7] & 
// !\inputLogicModule|databus[0]~10_combout ))))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|A [5]),
	.datac(\multistageALU|A [7]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~5 .lut_mask = 16'hAAD8;
defparam \multistageALU|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
fiftyfivenm_lcell_comb \multistageALU|Mux2~6 (
// Equation(s):
// \multistageALU|Mux2~6_combout  = (\multistageALU|Mux2~5_combout  & ((\multistageALU|A [4]) # ((!\inputLogicModule|databus[0]~10_combout )))) # (!\multistageALU|Mux2~5_combout  & (((\multistageALU|A [6] & \inputLogicModule|databus[0]~10_combout ))))

	.dataa(\multistageALU|Mux2~5_combout ),
	.datab(\multistageALU|A [4]),
	.datac(\multistageALU|A [6]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~6 .lut_mask = 16'hD8AA;
defparam \multistageALU|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~10 (
// Equation(s):
// \multistageALU|ShiftLeft0~10_combout  = (\inputLogicModule|databus[0]~10_combout  & (((\multistageALU|A [2]) # (\inputLogicModule|databus[1]~13_combout )))) # (!\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [3] & 
// ((!\inputLogicModule|databus[1]~13_combout ))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [2]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~10 .lut_mask = 16'hF0CA;
defparam \multistageALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~11 (
// Equation(s):
// \multistageALU|ShiftLeft0~11_combout  = (\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|ShiftLeft0~10_combout  & (\multistageALU|A [0])) # (!\multistageALU|ShiftLeft0~10_combout  & ((\multistageALU|A [1]))))) # 
// (!\inputLogicModule|databus[1]~13_combout  & (((\multistageALU|ShiftLeft0~10_combout ))))

	.dataa(\multistageALU|A [0]),
	.datab(\multistageALU|A [1]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\multistageALU|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~11 .lut_mask = 16'hAFC0;
defparam \multistageALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
fiftyfivenm_lcell_comb \multistageALU|Mux2~7 (
// Equation(s):
// \multistageALU|Mux2~7_combout  = (\multistageALU|Mux5~19_combout  & ((\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|ShiftLeft0~11_combout ))) # (!\inputLogicModule|databus[2]~16_combout  & (\multistageALU|Mux2~6_combout ))))

	.dataa(\inputLogicModule|databus[2]~16_combout ),
	.datab(\multistageALU|Mux5~19_combout ),
	.datac(\multistageALU|Mux2~6_combout ),
	.datad(\multistageALU|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~7 .lut_mask = 16'hC840;
defparam \multistageALU|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
fiftyfivenm_lcell_comb \multistageALU|Mux2~9 (
// Equation(s):
// \multistageALU|Mux2~9_combout  = (\multistageALU|Mux7~0_combout  & ((\multistageALU|Mux2~7_combout ) # ((\multistageALU|Mux2~8_combout  & !\controllerModule|ALUcont[1]~2_combout ))))

	.dataa(\multistageALU|Mux2~8_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|Mux7~0_combout ),
	.datad(\multistageALU|Mux2~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~9 .lut_mask = 16'hF020;
defparam \multistageALU|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N14
fiftyfivenm_lcell_comb \multistageALU|Mux2~13 (
// Equation(s):
// \multistageALU|Mux2~13_combout  = (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux8~0_combout ) # ((\multistageALU|Mux2~12_combout ) # (\multistageALU|Mux2~9_combout ))))

	.dataa(\multistageALU|Mux8~0_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\multistageALU|Mux2~12_combout ),
	.datad(\multistageALU|Mux2~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~13 .lut_mask = 16'hCCC8;
defparam \multistageALU|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
fiftyfivenm_lcell_comb \multistageALU|Mux2~4 (
// Equation(s):
// \multistageALU|Mux2~4_combout  = (\controllerModule|ALUcont[1]~2_combout  & (!\controllerModule|ALUcont[2]~1_combout  & \multistageALU|Add0~34_combout ))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\controllerModule|ALUcont[2]~1_combout ),
	.datad(\multistageALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~4 .lut_mask = 16'h0C00;
defparam \multistageALU|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
fiftyfivenm_lcell_comb \multistageALU|Mux2~14 (
// Equation(s):
// \multistageALU|Mux2~14_combout  = (\controllerModule|ALUcont[3]~3_combout  & (((\multistageALU|Mux2~13_combout ) # (\multistageALU|Mux2~4_combout )))) # (!\controllerModule|ALUcont[3]~3_combout  & (\multistageALU|Mux2~3_combout ))

	.dataa(\controllerModule|ALUcont[3]~3_combout ),
	.datab(\multistageALU|Mux2~3_combout ),
	.datac(\multistageALU|Mux2~13_combout ),
	.datad(\multistageALU|Mux2~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~14 .lut_mask = 16'hEEE4;
defparam \multistageALU|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
fiftyfivenm_lcell_comb \controllerModule|Gin~0 (
// Equation(s):
// \controllerModule|Gin~0_combout  = (\outputLogicModule|Decoder0~0_combout  & (!\instructionRegister|Q [8] & ((\instructionRegister|Q [9]) # (!\controllerModule|Equal9~0_combout ))))

	.dataa(\instructionRegister|Q [9]),
	.datab(\outputLogicModule|Decoder0~0_combout ),
	.datac(\controllerModule|Equal9~0_combout ),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\controllerModule|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Gin~0 .lut_mask = 16'h008C;
defparam \controllerModule|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N1
dffeas \multistageALU|G[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[7] .is_wysiwyg = "true";
defparam \multistageALU|G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N3
dffeas \instructionRegister|Q[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[6] .is_wysiwyg = "true";
defparam \instructionRegister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N19
dffeas \instructionRegister|Q[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[7] .is_wysiwyg = "true";
defparam \instructionRegister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
fiftyfivenm_lcell_comb \controllerModule|Rin[1]~4 (
// Equation(s):
// \controllerModule|Rin[1]~4_combout  = (\countermodule|CNT [1] & (!\countermodule|CNT [0] & (!\controllerModule|Equal8~0_combout ))) # (!\countermodule|CNT [1] & (((\controllerModule|ENW~2_combout ))))

	.dataa(\countermodule|CNT [1]),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|Equal8~0_combout ),
	.datad(\controllerModule|ENW~2_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rin[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rin[1]~4 .lut_mask = 16'h5702;
defparam \controllerModule|Rin[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
fiftyfivenm_lcell_comb \controllerModule|Rin[1]~5 (
// Equation(s):
// \controllerModule|Rin[1]~5_combout  = (\countermodule|CNT [0] & ((\controllerModule|Rin[1]~4_combout ) # ((!\controllerModule|Equal9~0_combout  & \controllerModule|ENW~0_combout )))) # (!\countermodule|CNT [0] & (((\controllerModule|Rin[1]~4_combout  & 
// \controllerModule|ENW~0_combout ))))

	.dataa(\controllerModule|Equal9~0_combout ),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|Rin[1]~4_combout ),
	.datad(\controllerModule|ENW~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rin[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rin[1]~5 .lut_mask = 16'hF4C0;
defparam \controllerModule|Rin[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~81 (
// Equation(s):
// \registerFileModule|registers~81_combout  = (\controllerModule|ENW~4_combout  & (\instructionRegister|Q [6] & (!\instructionRegister|Q [7] & \controllerModule|Rin[1]~5_combout )))

	.dataa(\controllerModule|ENW~4_combout ),
	.datab(\instructionRegister|Q [6]),
	.datac(\instructionRegister|Q [7]),
	.datad(\controllerModule|Rin[1]~5_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~81_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~81 .lut_mask = 16'h0800;
defparam \registerFileModule|registers~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N29
dffeas \registerFileModule|registers~17 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~17 .is_wysiwyg = "true";
defparam \registerFileModule|registers~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~6 (
// Equation(s):
// \controllerModule|Rout[1]~6_combout  = (\countermodule|CNT [1] & (!\countermodule|CNT [0] & (\controllerModule|EN_AddressRegRead~4_combout  & \controllerModule|Equal8~0_combout ))) # (!\countermodule|CNT [1] & (\countermodule|CNT [0]))

	.dataa(\countermodule|CNT [1]),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|EN_AddressRegRead~4_combout ),
	.datad(\controllerModule|Equal8~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~6 .lut_mask = 16'h6444;
defparam \controllerModule|Rout[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
fiftyfivenm_lcell_comb \controllerModule|Rout[0]~10 (
// Equation(s):
// \controllerModule|Rout[0]~10_combout  = (\instructionRegister|Q [6] & ((\instructionRegister|Q [9]) # ((\instructionRegister|Q [8]) # (!\controllerModule|always0~0_combout ))))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [6]),
	.datad(\controllerModule|always0~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[0]~10 .lut_mask = 16'hE0F0;
defparam \controllerModule|Rout[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~4 (
// Equation(s):
// \controllerModule|Rout[1]~4_combout  = (\instructionRegister|Q [1]) # ((\instructionRegister|Q [2] & ((\instructionRegister|Q [0]) # (!\instructionRegister|Q [3]))) # (!\instructionRegister|Q [2] & (\instructionRegister|Q [3])))

	.dataa(\instructionRegister|Q [1]),
	.datab(\instructionRegister|Q [2]),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [0]),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~4 .lut_mask = 16'hFEBE;
defparam \controllerModule|Rout[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~5 (
// Equation(s):
// \controllerModule|Rout[1]~5_combout  = (\outputLogicModule|Decoder0~1_combout  & (((\controllerModule|Rout[1]~4_combout ) # (\controllerModule|always0~0_combout )) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\outputLogicModule|Decoder0~1_combout ),
	.datac(\controllerModule|Rout[1]~4_combout ),
	.datad(\controllerModule|always0~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~5 .lut_mask = 16'hCCC4;
defparam \controllerModule|Rout[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
fiftyfivenm_lcell_comb \controllerModule|Rout[0]~8 (
// Equation(s):
// \controllerModule|Rout[0]~8_combout  = (\controllerModule|Rout[1]~6_combout  & ((\controllerModule|Rout[1]~5_combout  & (\controllerModule|Rout[0]~10_combout )) # (!\controllerModule|Rout[1]~5_combout  & ((\instructionRegister|Q [4])))))

	.dataa(\controllerModule|Rout[1]~6_combout ),
	.datab(\controllerModule|Rout[0]~10_combout ),
	.datac(\instructionRegister|Q [4]),
	.datad(\controllerModule|Rout[1]~5_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[0]~8 .lut_mask = 16'h88A0;
defparam \controllerModule|Rout[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
fiftyfivenm_lcell_comb \registerFileModule|registers~83 (
// Equation(s):
// \registerFileModule|registers~83_combout  = (\controllerModule|ENW~4_combout  & (\instructionRegister|Q [6] & (\instructionRegister|Q [7] & \controllerModule|Rin[1]~5_combout )))

	.dataa(\controllerModule|ENW~4_combout ),
	.datab(\instructionRegister|Q [6]),
	.datac(\instructionRegister|Q [7]),
	.datad(\controllerModule|Rin[1]~5_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~83_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~83 .lut_mask = 16'h8000;
defparam \registerFileModule|registers~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N11
dffeas \registerFileModule|registers~37 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~37 .is_wysiwyg = "true";
defparam \registerFileModule|registers~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N31
dffeas \registerFileModule|registers~27 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~27 .is_wysiwyg = "true";
defparam \registerFileModule|registers~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~82 (
// Equation(s):
// \registerFileModule|registers~82_combout  = (\controllerModule|ENW~4_combout  & (((!\instructionRegister|Q [6] & !\instructionRegister|Q [7])) # (!\controllerModule|Rin[1]~5_combout )))

	.dataa(\controllerModule|ENW~4_combout ),
	.datab(\instructionRegister|Q [6]),
	.datac(\instructionRegister|Q [7]),
	.datad(\controllerModule|Rin[1]~5_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~82_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~82 .lut_mask = 16'h02AA;
defparam \registerFileModule|registers~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N17
dffeas \registerFileModule|registers~7 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~7 .is_wysiwyg = "true";
defparam \registerFileModule|registers~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~9 (
// Equation(s):
// \controllerModule|Rout[1]~9_combout  = (\instructionRegister|Q [7] & ((\instructionRegister|Q [9]) # ((\instructionRegister|Q [8]) # (!\controllerModule|always0~0_combout ))))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [7]),
	.datad(\controllerModule|always0~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~9 .lut_mask = 16'hE0F0;
defparam \controllerModule|Rout[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~7 (
// Equation(s):
// \controllerModule|Rout[1]~7_combout  = (\controllerModule|Rout[1]~6_combout  & ((\controllerModule|Rout[1]~5_combout  & (\controllerModule|Rout[1]~9_combout )) # (!\controllerModule|Rout[1]~5_combout  & ((\instructionRegister|Q [5])))))

	.dataa(\controllerModule|Rout[1]~6_combout ),
	.datab(\controllerModule|Rout[1]~9_combout ),
	.datac(\instructionRegister|Q [5]),
	.datad(\controllerModule|Rout[1]~5_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~7 .lut_mask = 16'h88A0;
defparam \controllerModule|Rout[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~68 (
// Equation(s):
// \registerFileModule|registers~68_combout  = (\controllerModule|Rout[0]~8_combout  & (((\controllerModule|Rout[1]~7_combout )))) # (!\controllerModule|Rout[0]~8_combout  & ((\controllerModule|Rout[1]~7_combout  & (\registerFileModule|registers~27_q )) # 
// (!\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~7_q )))))

	.dataa(\controllerModule|Rout[0]~8_combout ),
	.datab(\registerFileModule|registers~27_q ),
	.datac(\registerFileModule|registers~7_q ),
	.datad(\controllerModule|Rout[1]~7_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~68_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~68 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~69 (
// Equation(s):
// \registerFileModule|registers~69_combout  = (\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~68_combout  & ((\registerFileModule|registers~37_q ))) # (!\registerFileModule|registers~68_combout  & (\registerFileModule|registers~17_q 
// )))) # (!\controllerModule|Rout[0]~8_combout  & (((\registerFileModule|registers~68_combout ))))

	.dataa(\registerFileModule|registers~17_q ),
	.datab(\controllerModule|Rout[0]~8_combout ),
	.datac(\registerFileModule|registers~37_q ),
	.datad(\registerFileModule|registers~68_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~69_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~69 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~8 (
// Equation(s):
// \controllerModule|IMM[7]~8_combout  = (\multistageALU|G [7] & (((\registerFileModule|registers~69_combout ) # (!\controllerModule|ENR~4_combout )))) # (!\multistageALU|G [7] & (!\controllerModule|ENW~1_combout  & ((\registerFileModule|registers~69_combout 
// ) # (!\controllerModule|ENR~4_combout ))))

	.dataa(\multistageALU|G [7]),
	.datab(\controllerModule|ENW~1_combout ),
	.datac(\controllerModule|ENR~4_combout ),
	.datad(\registerFileModule|registers~69_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~8 .lut_mask = 16'hBB0B;
defparam \controllerModule|IMM[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~10 (
// Equation(s):
// \controllerModule|IMM[7]~10_combout  = ((\ramModule|data_out[7]~7_combout  & (\controllerModule|IMM[7]~9_combout  & \controllerModule|IMM[7]~8_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\ramModule|data_out[7]~7_combout ),
	.datab(\controllerModule|IMM[7]~9_combout ),
	.datac(\inputLogicModule|databus[0]~7_combout ),
	.datad(\controllerModule|IMM[7]~8_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~10 .lut_mask = 16'h8F0F;
defparam \controllerModule|IMM[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~6 (
// Equation(s):
// \multistageALU|ShiftLeft0~6_combout  = (\controllerModule|IMM[8]~13_combout ) # ((\controllerModule|IMM[7]~10_combout ) # (\controllerModule|IMM[9]~16_combout ))

	.dataa(\controllerModule|IMM[8]~13_combout ),
	.datab(gnd),
	.datac(\controllerModule|IMM[7]~10_combout ),
	.datad(\controllerModule|IMM[9]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~6 .lut_mask = 16'hFFFA;
defparam \multistageALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \multistageALU|Mux8~9 (
// Equation(s):
// \multistageALU|Mux8~9_combout  = (\controllerModule|ALUcont[0]~0_combout  & (!\inputLogicModule|databus[3]~19_combout  & (!\multistageALU|ShiftLeft0~6_combout  & !\multistageALU|ShiftLeft0~5_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[3]~19_combout ),
	.datac(\multistageALU|ShiftLeft0~6_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~9 .lut_mask = 16'h0002;
defparam \multistageALU|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
fiftyfivenm_lcell_comb \multistageALU|Mux3~8 (
// Equation(s):
// \multistageALU|Mux3~8_combout  = (\controllerModule|ALUcont[1]~2_combout  & ((\multistageALU|Mux3~4_combout ) # ((\multistageALU|Mux3~7_combout  & \multistageALU|Mux8~9_combout ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\multistageALU|Mux3~4_combout ),
	.datac(\multistageALU|Mux3~7_combout ),
	.datad(\multistageALU|Mux8~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~8 .lut_mask = 16'hA888;
defparam \multistageALU|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
fiftyfivenm_lcell_comb \multistageALU|ShiftRight1~0 (
// Equation(s):
// \multistageALU|ShiftRight1~0_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [9]))) # (!\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [8]))

	.dataa(\multistageALU|A [8]),
	.datab(gnd),
	.datac(\multistageALU|A [9]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight1~0 .lut_mask = 16'hF0AA;
defparam \multistageALU|ShiftRight1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
fiftyfivenm_lcell_comb \multistageALU|ShiftRight1~1 (
// Equation(s):
// \multistageALU|ShiftRight1~1_combout  = (!\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [7]))) # (!\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [6]))))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|A [6]),
	.datac(\multistageALU|A [7]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight1~1 .lut_mask = 16'h5044;
defparam \multistageALU|ShiftRight1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
fiftyfivenm_lcell_comb \multistageALU|ShiftRight1~2 (
// Equation(s):
// \multistageALU|ShiftRight1~2_combout  = (\multistageALU|ShiftRight1~1_combout ) # ((\inputLogicModule|databus[1]~13_combout  & \multistageALU|ShiftRight1~0_combout ))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|ShiftRight1~0_combout ),
	.datac(gnd),
	.datad(\multistageALU|ShiftRight1~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight1~2 .lut_mask = 16'hFF88;
defparam \multistageALU|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
fiftyfivenm_lcell_comb \multistageALU|Mux3~9 (
// Equation(s):
// \multistageALU|Mux3~9_combout  = (\multistageALU|ShiftLeft0~7_combout  & ((\multistageALU|ShiftLeft0~18_combout  & (\multistageALU|Add0~7_combout )) # (!\multistageALU|ShiftLeft0~18_combout  & ((\multistageALU|ShiftRight1~2_combout ))))) # 
// (!\multistageALU|ShiftLeft0~7_combout  & (\multistageALU|Add0~7_combout ))

	.dataa(\multistageALU|ShiftLeft0~7_combout ),
	.datab(\multistageALU|Add0~7_combout ),
	.datac(\multistageALU|ShiftLeft0~18_combout ),
	.datad(\multistageALU|ShiftRight1~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~9 .lut_mask = 16'hCEC4;
defparam \multistageALU|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
fiftyfivenm_lcell_comb \multistageALU|Mux3~10 (
// Equation(s):
// \multistageALU|Mux3~10_combout  = (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux3~8_combout ) # ((!\controllerModule|ALUcont[1]~2_combout  & \multistageALU|Mux3~9_combout ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\multistageALU|Mux3~8_combout ),
	.datad(\multistageALU|Mux3~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~10 .lut_mask = 16'hC4C0;
defparam \multistageALU|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
fiftyfivenm_lcell_comb \multistageALU|Mux3~1 (
// Equation(s):
// \multistageALU|Mux3~1_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\multistageALU|A [6] & \controllerModule|ALUcont[0]~0_combout )) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\multistageALU|A [6] & \controllerModule|ALUcont[0]~0_combout )))))

	.dataa(\multistageALU|A [6]),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~1 .lut_mask = 16'h93EC;
defparam \multistageALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
fiftyfivenm_lcell_comb \multistageALU|Mux3~0 (
// Equation(s):
// \multistageALU|Mux3~0_combout  = (\controllerModule|ALUcont[1]~2_combout  & (!\controllerModule|ALUcont[0]~0_combout )) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\controllerModule|ALUcont[0]~0_combout  $ 
// (\multistageALU|A [6]))))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\controllerModule|ALUcont[2]~1_combout ),
	.datad(\multistageALU|A [6]),
	.cin(gnd),
	.combout(\multistageALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~0 .lut_mask = 16'h7576;
defparam \multistageALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
fiftyfivenm_lcell_comb \multistageALU|Mux3~2 (
// Equation(s):
// \multistageALU|Mux3~2_combout  = (\multistageALU|Mux3~1_combout  & (((\multistageALU|Add0~30_combout ) # (!\multistageALU|Mux3~0_combout )))) # (!\multistageALU|Mux3~1_combout  & (\controllerModule|IMM[6]~7_combout  & ((\multistageALU|Mux3~0_combout ))))

	.dataa(\multistageALU|Mux3~1_combout ),
	.datab(\controllerModule|IMM[6]~7_combout ),
	.datac(\multistageALU|Add0~30_combout ),
	.datad(\multistageALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~2 .lut_mask = 16'hE4AA;
defparam \multistageALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
fiftyfivenm_lcell_comb \multistageALU|Mux3~3 (
// Equation(s):
// \multistageALU|Mux3~3_combout  = (!\controllerModule|ALUcont[2]~1_combout  & (\multistageALU|Add0~30_combout  & \controllerModule|ALUcont[1]~2_combout ))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\multistageALU|Add0~30_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~3 .lut_mask = 16'h3000;
defparam \multistageALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
fiftyfivenm_lcell_comb \multistageALU|Mux3~11 (
// Equation(s):
// \multistageALU|Mux3~11_combout  = (\controllerModule|ALUcont[3]~3_combout  & ((\multistageALU|Mux3~10_combout ) # ((\multistageALU|Mux3~3_combout )))) # (!\controllerModule|ALUcont[3]~3_combout  & (((\multistageALU|Mux3~2_combout ))))

	.dataa(\controllerModule|ALUcont[3]~3_combout ),
	.datab(\multistageALU|Mux3~10_combout ),
	.datac(\multistageALU|Mux3~2_combout ),
	.datad(\multistageALU|Mux3~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~11 .lut_mask = 16'hFAD8;
defparam \multistageALU|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N19
dffeas \multistageALU|G[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[6] .is_wysiwyg = "true";
defparam \multistageALU|G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N13
dffeas \registerFileModule|registers~26 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~26 .is_wysiwyg = "true";
defparam \registerFileModule|registers~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \registerFileModule|registers~36 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~36 .is_wysiwyg = "true";
defparam \registerFileModule|registers~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N27
dffeas \registerFileModule|registers~16 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~16 .is_wysiwyg = "true";
defparam \registerFileModule|registers~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N5
dffeas \registerFileModule|registers~6 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~6 .is_wysiwyg = "true";
defparam \registerFileModule|registers~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
fiftyfivenm_lcell_comb \registerFileModule|registers~64 (
// Equation(s):
// \registerFileModule|registers~64_combout  = (\controllerModule|Rout[1]~7_combout  & (((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & ((\controllerModule|Rout[0]~8_combout  & (\registerFileModule|registers~16_q )) # 
// (!\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~6_q )))))

	.dataa(\registerFileModule|registers~16_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~6_q ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~64_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~64 .lut_mask = 16'hEE30;
defparam \registerFileModule|registers~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
fiftyfivenm_lcell_comb \registerFileModule|registers~65 (
// Equation(s):
// \registerFileModule|registers~65_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~64_combout  & ((\registerFileModule|registers~36_q ))) # (!\registerFileModule|registers~64_combout  & (\registerFileModule|registers~26_q 
// )))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~64_combout ))))

	.dataa(\registerFileModule|registers~26_q ),
	.datab(\registerFileModule|registers~36_q ),
	.datac(\controllerModule|Rout[1]~7_combout ),
	.datad(\registerFileModule|registers~64_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~65_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~65 .lut_mask = 16'hCFA0;
defparam \registerFileModule|registers~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~5 (
// Equation(s):
// \controllerModule|IMM[6]~5_combout  = (\multistageALU|G [6] & (((\registerFileModule|registers~65_combout ) # (!\controllerModule|ENR~4_combout )))) # (!\multistageALU|G [6] & (!\controllerModule|ENW~1_combout  & ((\registerFileModule|registers~65_combout 
// ) # (!\controllerModule|ENR~4_combout ))))

	.dataa(\multistageALU|G [6]),
	.datab(\controllerModule|ENW~1_combout ),
	.datac(\controllerModule|ENR~4_combout ),
	.datad(\registerFileModule|registers~65_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~5 .lut_mask = 16'hBB0B;
defparam \controllerModule|IMM[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N5
dffeas \ramModule|memory_array_rtl_0_bypass[27] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
fiftyfivenm_lcell_comb \ramModule|data_out[6]~6 (
// Equation(s):
// \ramModule|data_out[6]~6_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [27])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a6 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datab(\ramModule|memory_array~6_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [27]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ramModule|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[6]~6 .lut_mask = 16'hF7D5;
defparam \ramModule|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~7 (
// Equation(s):
// \controllerModule|IMM[6]~7_combout  = ((\controllerModule|IMM[6]~6_combout  & (\controllerModule|IMM[6]~5_combout  & \ramModule|data_out[6]~6_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\controllerModule|IMM[6]~6_combout ),
	.datab(\controllerModule|IMM[6]~5_combout ),
	.datac(\inputLogicModule|databus[0]~7_combout ),
	.datad(\ramModule|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~7 .lut_mask = 16'h8F0F;
defparam \controllerModule|IMM[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
fiftyfivenm_lcell_comb \ramModule|Stored_Address[6]~feeder (
// Equation(s):
// \ramModule|Stored_Address[6]~feeder_combout  = \controllerModule|IMM[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[6]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|Stored_Address[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N23
dffeas \ramModule|Stored_Address[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[6] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
fiftyfivenm_lcell_comb \ramModule|data_out[5]~5 (
// Equation(s):
// \ramModule|data_out[5]~5_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [26])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a5 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datab(\ramModule|memory_array~6_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [26]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ramModule|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[5]~5 .lut_mask = 16'hF7D5;
defparam \ramModule|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \multistageALU|Mux4~9 (
// Equation(s):
// \multistageALU|Mux4~9_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|A [5])) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|A [5])))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|A [5]),
	.cin(gnd),
	.combout(\multistageALU|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~9 .lut_mask = 16'h9E5A;
defparam \multistageALU|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
fiftyfivenm_lcell_comb \multistageALU|Mux4~8 (
// Equation(s):
// \multistageALU|Mux4~8_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [5] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\multistageALU|A [5]),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\controllerModule|ALUcont[0]~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~8 .lut_mask = 16'h0BFE;
defparam \multistageALU|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \multistageALU|Mux4~10 (
// Equation(s):
// \multistageALU|Mux4~10_combout  = (\multistageALU|Mux4~9_combout  & (((\multistageALU|Add0~26_combout )) # (!\multistageALU|Mux4~8_combout ))) # (!\multistageALU|Mux4~9_combout  & (\multistageALU|Mux4~8_combout  & (\inputLogicModule|databus[5]~25_combout 
// )))

	.dataa(\multistageALU|Mux4~9_combout ),
	.datab(\multistageALU|Mux4~8_combout ),
	.datac(\inputLogicModule|databus[5]~25_combout ),
	.datad(\multistageALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~10 .lut_mask = 16'hEA62;
defparam \multistageALU|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
fiftyfivenm_lcell_comb \multistageALU|Mux8~1 (
// Equation(s):
// \multistageALU|Mux8~1_combout  = (\instructionRegister|Q [2] & (!\instructionRegister|Q [1] & (!\instructionRegister|Q [9] & !\instructionRegister|Q [8])))

	.dataa(\instructionRegister|Q [2]),
	.datab(\instructionRegister|Q [1]),
	.datac(\instructionRegister|Q [9]),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\multistageALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~1 .lut_mask = 16'h0002;
defparam \multistageALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
fiftyfivenm_lcell_comb \multistageALU|Mux4~7 (
// Equation(s):
// \multistageALU|Mux4~7_combout  = (\multistageALU|Mux8~1_combout  & (\controllerModule|EN_AddressRegRead~4_combout  & (\instructionRegister|Q [3] & \multistageALU|Add0~26_combout )))

	.dataa(\multistageALU|Mux8~1_combout ),
	.datab(\controllerModule|EN_AddressRegRead~4_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~7 .lut_mask = 16'h8000;
defparam \multistageALU|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
fiftyfivenm_lcell_comb \multistageALU|Mux8~10 (
// Equation(s):
// \multistageALU|Mux8~10_combout  = (!\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [0])) # (!\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [1])))))

	.dataa(\multistageALU|A [0]),
	.datab(\multistageALU|A [1]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~10 .lut_mask = 16'h00AC;
defparam \multistageALU|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~16 (
// Equation(s):
// \multistageALU|ShiftLeft0~16_combout  = (!\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [3]))) # (!\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [5]))))

	.dataa(\multistageALU|A [5]),
	.datab(\multistageALU|A [3]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~16 .lut_mask = 16'h00CA;
defparam \multistageALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~14 (
// Equation(s):
// \multistageALU|ShiftLeft0~14_combout  = (\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [2]))) # (!\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [4]))

	.dataa(gnd),
	.datab(\multistageALU|A [4]),
	.datac(\multistageALU|A [2]),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~14 .lut_mask = 16'hF0CC;
defparam \multistageALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~17 (
// Equation(s):
// \multistageALU|ShiftLeft0~17_combout  = (\multistageALU|ShiftLeft0~16_combout ) # ((\multistageALU|ShiftLeft0~14_combout  & \inputLogicModule|databus[0]~10_combout ))

	.dataa(gnd),
	.datab(\multistageALU|ShiftLeft0~16_combout ),
	.datac(\multistageALU|ShiftLeft0~14_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~17 .lut_mask = 16'hFCCC;
defparam \multistageALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
fiftyfivenm_lcell_comb \multistageALU|Mux4~0 (
// Equation(s):
// \multistageALU|Mux4~0_combout  = (\multistageALU|Mux8~9_combout  & ((\inputLogicModule|databus[2]~16_combout  & (\multistageALU|Mux8~10_combout )) # (!\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|ShiftLeft0~17_combout )))))

	.dataa(\multistageALU|Mux8~10_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|ShiftLeft0~17_combout ),
	.datad(\multistageALU|Mux8~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~0 .lut_mask = 16'hB800;
defparam \multistageALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
fiftyfivenm_lcell_comb \multistageALU|Mux4~1 (
// Equation(s):
// \multistageALU|Mux4~1_combout  = (\multistageALU|Mux4~0_combout ) # ((!\controllerModule|ALUcont[0]~0_combout  & (\inputLogicModule|databus[5]~25_combout  $ (\multistageALU|A [5]))))

	.dataa(\inputLogicModule|databus[5]~25_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|A [5]),
	.datad(\multistageALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~1 .lut_mask = 16'hFF12;
defparam \multistageALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~3 (
// Equation(s):
// \multistageALU|ShiftRight0~3_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [8])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [6])))))

	.dataa(\multistageALU|A [8]),
	.datab(\multistageALU|A [6]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~3 .lut_mask = 16'hAC00;
defparam \multistageALU|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~1 (
// Equation(s):
// \multistageALU|ShiftRight0~1_combout  = (\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [7]))) # (!\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [5]))

	.dataa(gnd),
	.datab(\multistageALU|A [5]),
	.datac(\multistageALU|A [7]),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~1 .lut_mask = 16'hF0CC;
defparam \multistageALU|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~4 (
// Equation(s):
// \multistageALU|ShiftRight0~4_combout  = (\multistageALU|ShiftRight0~3_combout ) # ((!\inputLogicModule|databus[0]~10_combout  & \multistageALU|ShiftRight0~1_combout ))

	.dataa(gnd),
	.datab(\multistageALU|ShiftRight0~3_combout ),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\multistageALU|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~4 .lut_mask = 16'hCFCC;
defparam \multistageALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \multistageALU|Mux4~2 (
// Equation(s):
// \multistageALU|Mux4~2_combout  = (\controllerModule|ALUcont[0]~0_combout  & ((\multistageALU|ShiftLeft0~7_combout  & ((\multistageALU|ShiftRight0~4_combout ))) # (!\multistageALU|ShiftLeft0~7_combout  & (\multistageALU|A [9]))))

	.dataa(\multistageALU|A [9]),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|ShiftLeft0~7_combout ),
	.datad(\multistageALU|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~2 .lut_mask = 16'hC808;
defparam \multistageALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~12 (
// Equation(s):
// \multistageALU|ShiftLeft0~12_combout  = (!\inputLogicModule|databus[1]~13_combout  & !\inputLogicModule|databus[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~12 .lut_mask = 16'h000F;
defparam \multistageALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \multistageALU|Mux4~3 (
// Equation(s):
// \multistageALU|Mux4~3_combout  = (\inputLogicModule|databus[2]~16_combout  & (\multistageALU|A [9] & (\multistageALU|ShiftLeft0~12_combout ))) # (!\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftRight0~4_combout ))))

	.dataa(\multistageALU|A [9]),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|ShiftLeft0~12_combout ),
	.datad(\multistageALU|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~3 .lut_mask = 16'hB380;
defparam \multistageALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \multistageALU|Mux4~4 (
// Equation(s):
// \multistageALU|Mux4~4_combout  = (\multistageALU|Mux4~2_combout ) # ((!\inputLogicModule|databus[3]~19_combout  & (!\controllerModule|ALUcont[0]~0_combout  & \multistageALU|Mux4~3_combout )))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|Mux4~2_combout ),
	.datad(\multistageALU|Mux4~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~4 .lut_mask = 16'hF1F0;
defparam \multistageALU|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \multistageALU|Mux4~5 (
// Equation(s):
// \multistageALU|Mux4~5_combout  = (\multistageALU|ShiftLeft0~5_combout  & (\multistageALU|Add0~7_combout )) # (!\multistageALU|ShiftLeft0~5_combout  & ((\multistageALU|ShiftLeft0~6_combout  & (\multistageALU|Add0~7_combout )) # 
// (!\multistageALU|ShiftLeft0~6_combout  & ((\multistageALU|Mux4~4_combout )))))

	.dataa(\multistageALU|Add0~7_combout ),
	.datab(\multistageALU|ShiftLeft0~5_combout ),
	.datac(\multistageALU|ShiftLeft0~6_combout ),
	.datad(\multistageALU|Mux4~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~5 .lut_mask = 16'hABA8;
defparam \multistageALU|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
fiftyfivenm_lcell_comb \multistageALU|Mux4~6 (
// Equation(s):
// \multistageALU|Mux4~6_combout  = (\multistageALU|Mux6~0_combout  & ((\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|Mux4~1_combout )) # (!\controllerModule|ALUcont[1]~2_combout  & ((\multistageALU|Mux4~5_combout )))))

	.dataa(\multistageALU|Mux6~0_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|Mux4~1_combout ),
	.datad(\multistageALU|Mux4~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~6 .lut_mask = 16'hA280;
defparam \multistageALU|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \multistageALU|Mux4~11 (
// Equation(s):
// \multistageALU|Mux4~11_combout  = (\multistageALU|Mux4~7_combout ) # ((\multistageALU|Mux4~6_combout ) # ((!\controllerModule|ALUcont[3]~3_combout  & \multistageALU|Mux4~10_combout )))

	.dataa(\controllerModule|ALUcont[3]~3_combout ),
	.datab(\multistageALU|Mux4~10_combout ),
	.datac(\multistageALU|Mux4~7_combout ),
	.datad(\multistageALU|Mux4~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~11 .lut_mask = 16'hFFF4;
defparam \multistageALU|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \multistageALU|G[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux4~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[5] .is_wysiwyg = "true";
defparam \multistageALU|G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N27
dffeas \registerFileModule|registers~15 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~15 .is_wysiwyg = "true";
defparam \registerFileModule|registers~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N19
dffeas \registerFileModule|registers~35 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~35 .is_wysiwyg = "true";
defparam \registerFileModule|registers~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N25
dffeas \registerFileModule|registers~5 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~5 .is_wysiwyg = "true";
defparam \registerFileModule|registers~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N15
dffeas \registerFileModule|registers~25 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~25 .is_wysiwyg = "true";
defparam \registerFileModule|registers~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~60 (
// Equation(s):
// \registerFileModule|registers~60_combout  = (\controllerModule|Rout[0]~8_combout  & (((\controllerModule|Rout[1]~7_combout )))) # (!\controllerModule|Rout[0]~8_combout  & ((\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~25_q ))) # 
// (!\controllerModule|Rout[1]~7_combout  & (\registerFileModule|registers~5_q ))))

	.dataa(\registerFileModule|registers~5_q ),
	.datab(\registerFileModule|registers~25_q ),
	.datac(\controllerModule|Rout[0]~8_combout ),
	.datad(\controllerModule|Rout[1]~7_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~60 .lut_mask = 16'hFC0A;
defparam \registerFileModule|registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
fiftyfivenm_lcell_comb \registerFileModule|registers~61 (
// Equation(s):
// \registerFileModule|registers~61_combout  = (\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~60_combout  & ((\registerFileModule|registers~35_q ))) # (!\registerFileModule|registers~60_combout  & (\registerFileModule|registers~15_q 
// )))) # (!\controllerModule|Rout[0]~8_combout  & (((\registerFileModule|registers~60_combout ))))

	.dataa(\registerFileModule|registers~15_q ),
	.datab(\controllerModule|Rout[0]~8_combout ),
	.datac(\registerFileModule|registers~35_q ),
	.datad(\registerFileModule|registers~60_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~61 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~23 (
// Equation(s):
// \inputLogicModule|databus[5]~23_combout  = (\multistageALU|G [5] & (((\registerFileModule|registers~61_combout ) # (!\controllerModule|ENR~4_combout )))) # (!\multistageALU|G [5] & (!\controllerModule|ENW~1_combout  & 
// ((\registerFileModule|registers~61_combout ) # (!\controllerModule|ENR~4_combout ))))

	.dataa(\multistageALU|G [5]),
	.datab(\controllerModule|ENW~1_combout ),
	.datac(\controllerModule|ENR~4_combout ),
	.datad(\registerFileModule|registers~61_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~23 .lut_mask = 16'hBB0B;
defparam \inputLogicModule|databus[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~25 (
// Equation(s):
// \inputLogicModule|databus[5]~25_combout  = ((\inputLogicModule|databus[5]~24_combout  & (\ramModule|data_out[5]~5_combout  & \inputLogicModule|databus[5]~23_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\inputLogicModule|databus[5]~24_combout ),
	.datab(\inputLogicModule|databus[0]~7_combout ),
	.datac(\ramModule|data_out[5]~5_combout ),
	.datad(\inputLogicModule|databus[5]~23_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~25 .lut_mask = 16'hB333;
defparam \inputLogicModule|databus[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~5 (
// Equation(s):
// \multistageALU|ShiftLeft0~5_combout  = (\inputLogicModule|databus[5]~25_combout ) # ((\inputLogicModule|databus[4]~22_combout ) # (\controllerModule|IMM[6]~7_combout ))

	.dataa(\inputLogicModule|databus[5]~25_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[4]~22_combout ),
	.datad(\controllerModule|IMM[6]~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~5 .lut_mask = 16'hFFFA;
defparam \multistageALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
fiftyfivenm_lcell_comb \multistageALU|Mux8~0 (
// Equation(s):
// \multistageALU|Mux8~0_combout  = (!\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|Add0~7_combout  & ((\multistageALU|ShiftLeft0~5_combout ) # (\multistageALU|ShiftLeft0~6_combout ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\multistageALU|Add0~7_combout ),
	.datac(\multistageALU|ShiftLeft0~5_combout ),
	.datad(\multistageALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~0 .lut_mask = 16'h4440;
defparam \multistageALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
fiftyfivenm_lcell_comb \multistageALU|Mux5~9 (
// Equation(s):
// \multistageALU|Mux5~9_combout  = (\controllerModule|ALUcont[1]~2_combout  & (\controllerModule|ALUcont[0]~0_combout  & !\inputLogicModule|databus[3]~19_combout ))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multistageALU|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~9 .lut_mask = 16'h0808;
defparam \multistageALU|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~13 (
// Equation(s):
// \multistageALU|ShiftLeft0~13_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [1])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [3])))))

	.dataa(\multistageALU|A [1]),
	.datab(\multistageALU|A [3]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~13 .lut_mask = 16'hA0C0;
defparam \multistageALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~15 (
// Equation(s):
// \multistageALU|ShiftLeft0~15_combout  = (\multistageALU|ShiftLeft0~13_combout ) # ((\multistageALU|ShiftLeft0~14_combout  & !\inputLogicModule|databus[0]~10_combout ))

	.dataa(gnd),
	.datab(\multistageALU|ShiftLeft0~14_combout ),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\multistageALU|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~15 .lut_mask = 16'hFF0C;
defparam \multistageALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
fiftyfivenm_lcell_comb \multistageALU|Mux5~8 (
// Equation(s):
// \multistageALU|Mux5~8_combout  = (\inputLogicModule|databus[2]~16_combout  & (\multistageALU|A [0] & (\multistageALU|ShiftLeft0~12_combout ))) # (!\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftLeft0~15_combout ))))

	.dataa(\multistageALU|A [0]),
	.datab(\multistageALU|ShiftLeft0~12_combout ),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(\multistageALU|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~8 .lut_mask = 16'h8F80;
defparam \multistageALU|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
fiftyfivenm_lcell_comb \multistageALU|Mux5~5 (
// Equation(s):
// \multistageALU|Mux5~5_combout  = (\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [9] & (!\controllerModule|ALUcont[0]~0_combout ))) # (!\inputLogicModule|databus[0]~10_combout  & (((\multistageALU|A [8]))))

	.dataa(\multistageALU|A [9]),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|A [8]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~5 .lut_mask = 16'h22F0;
defparam \multistageALU|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
fiftyfivenm_lcell_comb \multistageALU|Mux5~4 (
// Equation(s):
// \multistageALU|Mux5~4_combout  = (\controllerModule|ALUcont[0]~0_combout  & (\multistageALU|A [9] & ((\inputLogicModule|databus[1]~13_combout ) # (\inputLogicModule|databus[0]~10_combout ))))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~4 .lut_mask = 16'h8880;
defparam \multistageALU|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
fiftyfivenm_lcell_comb \multistageALU|Mux5~6 (
// Equation(s):
// \multistageALU|Mux5~6_combout  = (\multistageALU|Mux5~4_combout ) # ((!\inputLogicModule|databus[1]~13_combout  & (!\inputLogicModule|databus[3]~19_combout  & \multistageALU|Mux5~5_combout )))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\inputLogicModule|databus[3]~19_combout ),
	.datac(\multistageALU|Mux5~5_combout ),
	.datad(\multistageALU|Mux5~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~6 .lut_mask = 16'hFF10;
defparam \multistageALU|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~0 (
// Equation(s):
// \multistageALU|ShiftRight0~0_combout  = (!\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [6]))) # (!\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [4]))))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|A [4]),
	.datac(\multistageALU|A [6]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~0 .lut_mask = 16'h00E4;
defparam \multistageALU|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~2 (
// Equation(s):
// \multistageALU|ShiftRight0~2_combout  = (\multistageALU|ShiftRight0~0_combout ) # ((\inputLogicModule|databus[0]~10_combout  & \multistageALU|ShiftRight0~1_combout ))

	.dataa(\multistageALU|ShiftRight0~0_combout ),
	.datab(\inputLogicModule|databus[0]~10_combout ),
	.datac(gnd),
	.datad(\multistageALU|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~2 .lut_mask = 16'hEEAA;
defparam \multistageALU|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
fiftyfivenm_lcell_comb \multistageALU|Mux5~18 (
// Equation(s):
// \multistageALU|Mux5~18_combout  = (\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|Mux5~6_combout )))) # (!\inputLogicModule|databus[2]~16_combout  & (!\inputLogicModule|databus[3]~19_combout  & ((\multistageALU|ShiftRight0~2_combout ))))

	.dataa(\inputLogicModule|databus[2]~16_combout ),
	.datab(\inputLogicModule|databus[3]~19_combout ),
	.datac(\multistageALU|Mux5~6_combout ),
	.datad(\multistageALU|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~18 .lut_mask = 16'hB1A0;
defparam \multistageALU|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
fiftyfivenm_lcell_comb \multistageALU|Mux5~7 (
// Equation(s):
// \multistageALU|Mux5~7_combout  = (!\controllerModule|ALUcont[1]~2_combout  & ((\multistageALU|Mux5~18_combout ) # ((\multistageALU|Add0~7_combout  & \inputLogicModule|databus[3]~19_combout ))))

	.dataa(\multistageALU|Add0~7_combout ),
	.datab(\inputLogicModule|databus[3]~19_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|Mux5~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~7 .lut_mask = 16'h0F08;
defparam \multistageALU|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
fiftyfivenm_lcell_comb \multistageALU|Mux5~10 (
// Equation(s):
// \multistageALU|Mux5~10_combout  = (!\multistageALU|ShiftLeft0~18_combout  & ((\multistageALU|Mux5~7_combout ) # ((\multistageALU|Mux5~9_combout  & \multistageALU|Mux5~8_combout ))))

	.dataa(\multistageALU|ShiftLeft0~18_combout ),
	.datab(\multistageALU|Mux5~9_combout ),
	.datac(\multistageALU|Mux5~8_combout ),
	.datad(\multistageALU|Mux5~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~10 .lut_mask = 16'h5540;
defparam \multistageALU|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
fiftyfivenm_lcell_comb \multistageALU|Mux5~12 (
// Equation(s):
// \multistageALU|Mux5~12_combout  = (\multistageALU|Mux6~0_combout  & ((\multistageALU|Mux5~11_combout ) # ((\multistageALU|Mux8~0_combout ) # (\multistageALU|Mux5~10_combout ))))

	.dataa(\multistageALU|Mux6~0_combout ),
	.datab(\multistageALU|Mux5~11_combout ),
	.datac(\multistageALU|Mux8~0_combout ),
	.datad(\multistageALU|Mux5~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~12 .lut_mask = 16'hAAA8;
defparam \multistageALU|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
fiftyfivenm_lcell_comb \multistageALU|Mux5~15 (
// Equation(s):
// \multistageALU|Mux5~15_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\multistageALU|A [4] & \controllerModule|ALUcont[0]~0_combout )) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\multistageALU|A [4] & \controllerModule|ALUcont[0]~0_combout )))))

	.dataa(\multistageALU|A [4]),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\controllerModule|ALUcont[0]~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~15 .lut_mask = 16'h9E3C;
defparam \multistageALU|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \multistageALU|Mux5~14 (
// Equation(s):
// \multistageALU|Mux5~14_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [4] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\multistageALU|A [4]),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\controllerModule|ALUcont[2]~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~14 .lut_mask = 16'h3F36;
defparam \multistageALU|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \multistageALU|Mux5~16 (
// Equation(s):
// \multistageALU|Mux5~16_combout  = (\multistageALU|Mux5~15_combout  & (((\multistageALU|Add0~22_combout ) # (!\multistageALU|Mux5~14_combout )))) # (!\multistageALU|Mux5~15_combout  & (\inputLogicModule|databus[4]~22_combout  & 
// (\multistageALU|Mux5~14_combout )))

	.dataa(\inputLogicModule|databus[4]~22_combout ),
	.datab(\multistageALU|Mux5~15_combout ),
	.datac(\multistageALU|Mux5~14_combout ),
	.datad(\multistageALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~16 .lut_mask = 16'hEC2C;
defparam \multistageALU|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
fiftyfivenm_lcell_comb \multistageALU|Mux5~13 (
// Equation(s):
// \multistageALU|Mux5~13_combout  = (\multistageALU|Mux8~1_combout  & (\controllerModule|EN_AddressRegRead~4_combout  & (\instructionRegister|Q [3] & \multistageALU|Add0~22_combout )))

	.dataa(\multistageALU|Mux8~1_combout ),
	.datab(\controllerModule|EN_AddressRegRead~4_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~13 .lut_mask = 16'h8000;
defparam \multistageALU|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \multistageALU|Mux5~17 (
// Equation(s):
// \multistageALU|Mux5~17_combout  = (\multistageALU|Mux5~12_combout ) # ((\multistageALU|Mux5~13_combout ) # ((!\controllerModule|ALUcont[3]~3_combout  & \multistageALU|Mux5~16_combout )))

	.dataa(\controllerModule|ALUcont[3]~3_combout ),
	.datab(\multistageALU|Mux5~12_combout ),
	.datac(\multistageALU|Mux5~16_combout ),
	.datad(\multistageALU|Mux5~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~17 .lut_mask = 16'hFFDC;
defparam \multistageALU|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \multistageALU|G[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[4] .is_wysiwyg = "true";
defparam \multistageALU|G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N27
dffeas \registerFileModule|registers~34 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~34 .is_wysiwyg = "true";
defparam \registerFileModule|registers~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N1
dffeas \registerFileModule|registers~24 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~24 .is_wysiwyg = "true";
defparam \registerFileModule|registers~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N5
dffeas \registerFileModule|registers~14 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~14 .is_wysiwyg = "true";
defparam \registerFileModule|registers~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N1
dffeas \registerFileModule|registers~4 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~4 .is_wysiwyg = "true";
defparam \registerFileModule|registers~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~56 (
// Equation(s):
// \registerFileModule|registers~56_combout  = (\controllerModule|Rout[1]~7_combout  & (((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & ((\controllerModule|Rout[0]~8_combout  & (\registerFileModule|registers~14_q )) # 
// (!\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~4_q )))))

	.dataa(\registerFileModule|registers~14_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~4_q ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~56 .lut_mask = 16'hEE30;
defparam \registerFileModule|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~57 (
// Equation(s):
// \registerFileModule|registers~57_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~56_combout  & (\registerFileModule|registers~34_q )) # (!\registerFileModule|registers~56_combout  & ((\registerFileModule|registers~24_q 
// ))))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~56_combout ))))

	.dataa(\registerFileModule|registers~34_q ),
	.datab(\registerFileModule|registers~24_q ),
	.datac(\controllerModule|Rout[1]~7_combout ),
	.datad(\registerFileModule|registers~56_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~57 .lut_mask = 16'hAFC0;
defparam \registerFileModule|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~20 (
// Equation(s):
// \inputLogicModule|databus[4]~20_combout  = (\controllerModule|ENR~4_combout  & (\registerFileModule|registers~57_combout  & ((\multistageALU|G [4]) # (!\controllerModule|ENW~1_combout )))) # (!\controllerModule|ENR~4_combout  & ((\multistageALU|G [4]) # 
// ((!\controllerModule|ENW~1_combout ))))

	.dataa(\controllerModule|ENR~4_combout ),
	.datab(\multistageALU|G [4]),
	.datac(\controllerModule|ENW~1_combout ),
	.datad(\registerFileModule|registers~57_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~20 .lut_mask = 16'hCF45;
defparam \inputLogicModule|databus[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N21
dffeas \ramModule|memory_array_rtl_0_bypass[25] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
fiftyfivenm_lcell_comb \ramModule|data_out[4]~4 (
// Equation(s):
// \ramModule|data_out[4]~4_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [25])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a4 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datab(\ramModule|memory_array~6_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [25]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ramModule|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[4]~4 .lut_mask = 16'hF7D5;
defparam \ramModule|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~22 (
// Equation(s):
// \inputLogicModule|databus[4]~22_combout  = ((\inputLogicModule|databus[4]~21_combout  & (\inputLogicModule|databus[4]~20_combout  & \ramModule|data_out[4]~4_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\inputLogicModule|databus[0]~7_combout ),
	.datab(\inputLogicModule|databus[4]~21_combout ),
	.datac(\inputLogicModule|databus[4]~20_combout ),
	.datad(\ramModule|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~22 .lut_mask = 16'hD555;
defparam \inputLogicModule|databus[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
fiftyfivenm_lcell_comb \ramModule|Stored_Address[4]~feeder (
// Equation(s):
// \ramModule|Stored_Address[4]~feeder_combout  = \inputLogicModule|databus[4]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[4]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|Stored_Address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|Stored_Address[4]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|Stored_Address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N27
dffeas \ramModule|Stored_Address[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[4] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \ramModule|data_out[3]~3 (
// Equation(s):
// \ramModule|data_out[3]~3_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [24])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a3 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\ramModule|memory_array~6_combout ),
	.datab(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [24]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ramModule|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[3]~3 .lut_mask = 16'hF7B3;
defparam \ramModule|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
fiftyfivenm_lcell_comb \multistageALU|Mux6~11 (
// Equation(s):
// \multistageALU|Mux6~11_combout  = (\controllerModule|EN_AddressRegRead~4_combout  & (\multistageALU|Mux8~1_combout  & (\instructionRegister|Q [3] & \multistageALU|Add0~18_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\multistageALU|Mux8~1_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~11 .lut_mask = 16'h8000;
defparam \multistageALU|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
fiftyfivenm_lcell_comb \multistageALU|Mux6~13 (
// Equation(s):
// \multistageALU|Mux6~13_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\multistageALU|A [3] & \controllerModule|ALUcont[0]~0_combout )) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\multistageALU|A [3] & \controllerModule|ALUcont[0]~0_combout )))))

	.dataa(\multistageALU|A [3]),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~13 .lut_mask = 16'h93EC;
defparam \multistageALU|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
fiftyfivenm_lcell_comb \multistageALU|Mux6~12 (
// Equation(s):
// \multistageALU|Mux6~12_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [3] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\multistageALU|A [3]),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~12 .lut_mask = 16'h0FDE;
defparam \multistageALU|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
fiftyfivenm_lcell_comb \multistageALU|Mux6~14 (
// Equation(s):
// \multistageALU|Mux6~14_combout  = (\multistageALU|Mux6~13_combout  & (((\multistageALU|Add0~18_combout )) # (!\multistageALU|Mux6~12_combout ))) # (!\multistageALU|Mux6~13_combout  & (\multistageALU|Mux6~12_combout  & 
// (\inputLogicModule|databus[3]~19_combout )))

	.dataa(\multistageALU|Mux6~13_combout ),
	.datab(\multistageALU|Mux6~12_combout ),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\multistageALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~14 .lut_mask = 16'hEA62;
defparam \multistageALU|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
fiftyfivenm_lcell_comb \multistageALU|Mux6~1 (
// Equation(s):
// \multistageALU|Mux6~1_combout  = (\controllerModule|EN_AddressRegRead~4_combout  & (!\instructionRegister|Q [0] & (\multistageALU|A [3] $ (\inputLogicModule|databus[3]~19_combout )))) # (!\controllerModule|EN_AddressRegRead~4_combout  & (\multistageALU|A 
// [3] $ (((\inputLogicModule|databus[3]~19_combout )))))

	.dataa(\multistageALU|A [3]),
	.datab(\controllerModule|EN_AddressRegRead~4_combout ),
	.datac(\instructionRegister|Q [0]),
	.datad(\inputLogicModule|databus[3]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~1 .lut_mask = 16'h152A;
defparam \multistageALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
fiftyfivenm_lcell_comb \multistageALU|Mux6~2 (
// Equation(s):
// \multistageALU|Mux6~2_combout  = (\multistageALU|Mux6~1_combout ) # ((\multistageALU|ShiftLeft0~11_combout  & (\multistageALU|ShiftLeft0~7_combout  & \multistageALU|Mux7~0_combout )))

	.dataa(\multistageALU|Mux6~1_combout ),
	.datab(\multistageALU|ShiftLeft0~11_combout ),
	.datac(\multistageALU|ShiftLeft0~7_combout ),
	.datad(\multistageALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~2 .lut_mask = 16'hEAAA;
defparam \multistageALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
fiftyfivenm_lcell_comb \multistageALU|Mux6~5 (
// Equation(s):
// \multistageALU|Mux6~5_combout  = (\inputLogicModule|databus[1]~13_combout  & (((\multistageALU|A [5]) # (\inputLogicModule|databus[0]~10_combout )))) # (!\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [3] & 
// ((!\inputLogicModule|databus[0]~10_combout ))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [5]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~5 .lut_mask = 16'hF0CA;
defparam \multistageALU|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
fiftyfivenm_lcell_comb \multistageALU|Mux6~6 (
// Equation(s):
// \multistageALU|Mux6~6_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|Mux6~5_combout  & (\multistageALU|A [6])) # (!\multistageALU|Mux6~5_combout  & ((\multistageALU|A [4]))))) # (!\inputLogicModule|databus[0]~10_combout  & 
// (((\multistageALU|Mux6~5_combout ))))

	.dataa(\multistageALU|A [6]),
	.datab(\inputLogicModule|databus[0]~10_combout ),
	.datac(\multistageALU|A [4]),
	.datad(\multistageALU|Mux6~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~6 .lut_mask = 16'hBBC0;
defparam \multistageALU|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
fiftyfivenm_lcell_comb \multistageALU|Mux6~7 (
// Equation(s):
// \multistageALU|Mux6~7_combout  = (\inputLogicModule|databus[2]~16_combout  & (!\controllerModule|ALUcont[0]~0_combout  & (\multistageALU|ShiftRight0~8_combout ))) # (!\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|Mux6~6_combout ))))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|ShiftRight0~8_combout ),
	.datad(\multistageALU|Mux6~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~7 .lut_mask = 16'h7340;
defparam \multistageALU|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
fiftyfivenm_lcell_comb \multistageALU|Mux6~3 (
// Equation(s):
// \multistageALU|Mux6~3_combout  = (\multistageALU|A [9] & ((\inputLogicModule|databus[3]~19_combout ) # ((\inputLogicModule|databus[1]~13_combout  & \inputLogicModule|databus[2]~16_combout ))))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\multistageALU|A [9]),
	.cin(gnd),
	.combout(\multistageALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~3 .lut_mask = 16'hF800;
defparam \multistageALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
fiftyfivenm_lcell_comb \multistageALU|Mux6~4 (
// Equation(s):
// \multistageALU|Mux6~4_combout  = (\multistageALU|Mux6~3_combout ) # ((!\inputLogicModule|databus[3]~19_combout  & (\inputLogicModule|databus[2]~16_combout  & \multistageALU|Mux2~0_combout )))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|Mux2~0_combout ),
	.datad(\multistageALU|Mux6~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~4 .lut_mask = 16'hFF40;
defparam \multistageALU|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
fiftyfivenm_lcell_comb \multistageALU|Mux6~8 (
// Equation(s):
// \multistageALU|Mux6~8_combout  = (\inputLogicModule|databus[3]~19_combout  & (\controllerModule|ALUcont[0]~0_combout  & ((\multistageALU|Mux6~4_combout )))) # (!\inputLogicModule|databus[3]~19_combout  & ((\multistageALU|Mux6~7_combout ) # 
// ((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|Mux6~4_combout ))))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\multistageALU|Mux6~7_combout ),
	.datad(\multistageALU|Mux6~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~8 .lut_mask = 16'hDC50;
defparam \multistageALU|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
fiftyfivenm_lcell_comb \multistageALU|Mux6~9 (
// Equation(s):
// \multistageALU|Mux6~9_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((\multistageALU|Mux6~2_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & (!\multistageALU|ShiftLeft0~18_combout  & ((\multistageALU|Mux6~8_combout ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\multistageALU|ShiftLeft0~18_combout ),
	.datac(\multistageALU|Mux6~2_combout ),
	.datad(\multistageALU|Mux6~8_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~9 .lut_mask = 16'hB1A0;
defparam \multistageALU|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
fiftyfivenm_lcell_comb \multistageALU|Mux6~10 (
// Equation(s):
// \multistageALU|Mux6~10_combout  = (\multistageALU|Mux6~0_combout  & ((\multistageALU|Mux8~0_combout ) # (\multistageALU|Mux6~9_combout )))

	.dataa(gnd),
	.datab(\multistageALU|Mux6~0_combout ),
	.datac(\multistageALU|Mux8~0_combout ),
	.datad(\multistageALU|Mux6~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~10 .lut_mask = 16'hCCC0;
defparam \multistageALU|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
fiftyfivenm_lcell_comb \multistageALU|Mux6~15 (
// Equation(s):
// \multistageALU|Mux6~15_combout  = (\multistageALU|Mux6~11_combout ) # ((\multistageALU|Mux6~10_combout ) # ((!\controllerModule|ALUcont[3]~3_combout  & \multistageALU|Mux6~14_combout )))

	.dataa(\multistageALU|Mux6~11_combout ),
	.datab(\controllerModule|ALUcont[3]~3_combout ),
	.datac(\multistageALU|Mux6~14_combout ),
	.datad(\multistageALU|Mux6~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~15 .lut_mask = 16'hFFBA;
defparam \multistageALU|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \multistageALU|G[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux6~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[3] .is_wysiwyg = "true";
defparam \multistageALU|G[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N13
dffeas \registerFileModule|registers~33 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~33 .is_wysiwyg = "true";
defparam \registerFileModule|registers~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N21
dffeas \registerFileModule|registers~13 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~13 .is_wysiwyg = "true";
defparam \registerFileModule|registers~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N21
dffeas \registerFileModule|registers~23 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~23 .is_wysiwyg = "true";
defparam \registerFileModule|registers~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N23
dffeas \registerFileModule|registers~3 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~3 .is_wysiwyg = "true";
defparam \registerFileModule|registers~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
fiftyfivenm_lcell_comb \registerFileModule|registers~52 (
// Equation(s):
// \registerFileModule|registers~52_combout  = (\controllerModule|Rout[0]~8_combout  & (((\controllerModule|Rout[1]~7_combout )))) # (!\controllerModule|Rout[0]~8_combout  & ((\controllerModule|Rout[1]~7_combout  & (\registerFileModule|registers~23_q )) # 
// (!\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~3_q )))))

	.dataa(\registerFileModule|registers~23_q ),
	.datab(\registerFileModule|registers~3_q ),
	.datac(\controllerModule|Rout[0]~8_combout ),
	.datad(\controllerModule|Rout[1]~7_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~52 .lut_mask = 16'hFA0C;
defparam \registerFileModule|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
fiftyfivenm_lcell_comb \registerFileModule|registers~53 (
// Equation(s):
// \registerFileModule|registers~53_combout  = (\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~52_combout  & (\registerFileModule|registers~33_q )) # (!\registerFileModule|registers~52_combout  & ((\registerFileModule|registers~13_q 
// ))))) # (!\controllerModule|Rout[0]~8_combout  & (((\registerFileModule|registers~52_combout ))))

	.dataa(\registerFileModule|registers~33_q ),
	.datab(\controllerModule|Rout[0]~8_combout ),
	.datac(\registerFileModule|registers~13_q ),
	.datad(\registerFileModule|registers~52_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~53 .lut_mask = 16'hBBC0;
defparam \registerFileModule|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~17 (
// Equation(s):
// \inputLogicModule|databus[3]~17_combout  = (\controllerModule|ENR~4_combout  & (\registerFileModule|registers~53_combout  & ((\multistageALU|G [3]) # (!\controllerModule|ENW~1_combout )))) # (!\controllerModule|ENR~4_combout  & ((\multistageALU|G [3]) # 
// ((!\controllerModule|ENW~1_combout ))))

	.dataa(\controllerModule|ENR~4_combout ),
	.datab(\multistageALU|G [3]),
	.datac(\controllerModule|ENW~1_combout ),
	.datad(\registerFileModule|registers~53_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~17 .lut_mask = 16'hCF45;
defparam \inputLogicModule|databus[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~19 (
// Equation(s):
// \inputLogicModule|databus[3]~19_combout  = ((\inputLogicModule|databus[3]~18_combout  & (\ramModule|data_out[3]~3_combout  & \inputLogicModule|databus[3]~17_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\inputLogicModule|databus[3]~18_combout ),
	.datab(\inputLogicModule|databus[0]~7_combout ),
	.datac(\ramModule|data_out[3]~3_combout ),
	.datad(\inputLogicModule|databus[3]~17_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~19 .lut_mask = 16'hB333;
defparam \inputLogicModule|databus[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N23
dffeas \instructionRegister|Q[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[3] .is_wysiwyg = "true";
defparam \instructionRegister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
fiftyfivenm_lcell_comb \controllerModule|ENW~2 (
// Equation(s):
// \controllerModule|ENW~2_combout  = (!\instructionRegister|Q [1] & (!\instructionRegister|Q [3] & (!\instructionRegister|Q [2] & \controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\instructionRegister|Q [1]),
	.datab(\instructionRegister|Q [3]),
	.datac(\instructionRegister|Q [2]),
	.datad(\controllerModule|EN_AddressRegRead~4_combout ),
	.cin(gnd),
	.combout(\controllerModule|ENW~2_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENW~2 .lut_mask = 16'h0100;
defparam \controllerModule|ENW~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
fiftyfivenm_lcell_comb \controllerModule|Clr~0 (
// Equation(s):
// \controllerModule|Clr~0_combout  = (\controllerModule|ENW~0_combout  & (\controllerModule|Equal9~0_combout  $ (\countermodule|CNT [0])))

	.dataa(\controllerModule|ENW~0_combout ),
	.datab(gnd),
	.datac(\controllerModule|Equal9~0_combout ),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\controllerModule|Clr~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Clr~0 .lut_mask = 16'h0AA0;
defparam \controllerModule|Clr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
fiftyfivenm_lcell_comb \countermodule|CNT~2 (
// Equation(s):
// \countermodule|CNT~2_combout  = (!\controllerModule|Clr~0_combout  & ((\countermodule|CNT [0] & (!\controllerModule|ENW~2_combout  & !\countermodule|CNT [1])) # (!\countermodule|CNT [0] & ((\countermodule|CNT [1])))))

	.dataa(\controllerModule|ENW~2_combout ),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\controllerModule|Clr~0_combout ),
	.cin(gnd),
	.combout(\countermodule|CNT~2_combout ),
	.cout());
// synopsys translate_off
defparam \countermodule|CNT~2 .lut_mask = 16'h0034;
defparam \countermodule|CNT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N27
dffeas \countermodule|CNT[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\countermodule|CNT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\countermodule|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \countermodule|CNT[1] .is_wysiwyg = "true";
defparam \countermodule|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
fiftyfivenm_lcell_comb \outputLogicModule|Decoder0~1 (
// Equation(s):
// \outputLogicModule|Decoder0~1_combout  = (!\countermodule|CNT [1] & \countermodule|CNT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder0~1 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
fiftyfivenm_lcell_comb \controllerModule|EN_AddressRegRead~5 (
// Equation(s):
// \controllerModule|EN_AddressRegRead~5_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [8] & (\controllerModule|Equal9~0_combout  & \outputLogicModule|Decoder0~1_combout )))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [8]),
	.datac(\controllerModule|Equal9~0_combout ),
	.datad(\outputLogicModule|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\controllerModule|EN_AddressRegRead~5_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|EN_AddressRegRead~5 .lut_mask = 16'h1000;
defparam \controllerModule|EN_AddressRegRead~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N15
dffeas \ramModule|Stored_Address[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|Stored_Address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|Stored_Address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|Stored_Address[8] .is_wysiwyg = "true";
defparam \ramModule|Stored_Address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[17]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[17]~feeder_combout  = \ramModule|Stored_Address [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramModule|Stored_Address [8]),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|memory_array_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N11
dffeas \ramModule|memory_array_rtl_0_bypass[17] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[20]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[20]~feeder_combout  = \controllerModule|IMM[9]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[9]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[20]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|memory_array_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N3
dffeas \ramModule|memory_array_rtl_0_bypass[20] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \ramModule|memory_array_rtl_0_bypass[18] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N29
dffeas \ramModule|memory_array_rtl_0_bypass[19] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramModule|Stored_Address [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
fiftyfivenm_lcell_comb \ramModule|memory_array~5 (
// Equation(s):
// \ramModule|memory_array~5_combout  = (\ramModule|memory_array_rtl_0_bypass [17] & (\ramModule|memory_array_rtl_0_bypass [18] & (\ramModule|memory_array_rtl_0_bypass [20] $ (!\ramModule|memory_array_rtl_0_bypass [19])))) # 
// (!\ramModule|memory_array_rtl_0_bypass [17] & (!\ramModule|memory_array_rtl_0_bypass [18] & (\ramModule|memory_array_rtl_0_bypass [20] $ (!\ramModule|memory_array_rtl_0_bypass [19]))))

	.dataa(\ramModule|memory_array_rtl_0_bypass [17]),
	.datab(\ramModule|memory_array_rtl_0_bypass [20]),
	.datac(\ramModule|memory_array_rtl_0_bypass [18]),
	.datad(\ramModule|memory_array_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\ramModule|memory_array~5_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~5 .lut_mask = 16'h8421;
defparam \ramModule|memory_array~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \ramModule|memory_array_rtl_0_bypass[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|RAM_write_to_RAM~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[1]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[1]~feeder_combout  = \ramModule|Stored_Address [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramModule|Stored_Address [0]),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|memory_array_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N27
dffeas \ramModule|memory_array_rtl_0_bypass[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N21
dffeas \ramModule|memory_array_rtl_0_bypass[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramModule|Stored_Address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \ramModule|memory_array_rtl_0_bypass[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[2]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[2]~feeder_combout  = \inputLogicModule|databus[0]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|memory_array_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \ramModule|memory_array_rtl_0_bypass[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
fiftyfivenm_lcell_comb \ramModule|memory_array~0 (
// Equation(s):
// \ramModule|memory_array~0_combout  = (\ramModule|memory_array_rtl_0_bypass [1] & (\ramModule|memory_array_rtl_0_bypass [2] & (\ramModule|memory_array_rtl_0_bypass [3] $ (!\ramModule|memory_array_rtl_0_bypass [4])))) # 
// (!\ramModule|memory_array_rtl_0_bypass [1] & (!\ramModule|memory_array_rtl_0_bypass [2] & (\ramModule|memory_array_rtl_0_bypass [3] $ (!\ramModule|memory_array_rtl_0_bypass [4]))))

	.dataa(\ramModule|memory_array_rtl_0_bypass [1]),
	.datab(\ramModule|memory_array_rtl_0_bypass [3]),
	.datac(\ramModule|memory_array_rtl_0_bypass [4]),
	.datad(\ramModule|memory_array_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\ramModule|memory_array~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~0 .lut_mask = 16'h8241;
defparam \ramModule|memory_array~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[11]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[11]~feeder_combout  = \ramModule|Stored_Address [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramModule|Stored_Address [5]),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|memory_array_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N31
dffeas \ramModule|memory_array_rtl_0_bypass[11] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N17
dffeas \ramModule|memory_array_rtl_0_bypass[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramModule|Stored_Address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N7
dffeas \ramModule|memory_array_rtl_0_bypass[10] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[12]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[12]~feeder_combout  = \inputLogicModule|databus[5]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|memory_array_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N29
dffeas \ramModule|memory_array_rtl_0_bypass[12] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
fiftyfivenm_lcell_comb \ramModule|memory_array~2 (
// Equation(s):
// \ramModule|memory_array~2_combout  = (\ramModule|memory_array_rtl_0_bypass [11] & (\ramModule|memory_array_rtl_0_bypass [12] & (\ramModule|memory_array_rtl_0_bypass [9] $ (!\ramModule|memory_array_rtl_0_bypass [10])))) # 
// (!\ramModule|memory_array_rtl_0_bypass [11] & (!\ramModule|memory_array_rtl_0_bypass [12] & (\ramModule|memory_array_rtl_0_bypass [9] $ (!\ramModule|memory_array_rtl_0_bypass [10]))))

	.dataa(\ramModule|memory_array_rtl_0_bypass [11]),
	.datab(\ramModule|memory_array_rtl_0_bypass [9]),
	.datac(\ramModule|memory_array_rtl_0_bypass [10]),
	.datad(\ramModule|memory_array_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\ramModule|memory_array~2_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~2 .lut_mask = 16'h8241;
defparam \ramModule|memory_array~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[16]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[16]~feeder_combout  = \controllerModule|IMM[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|memory_array_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N13
dffeas \ramModule|memory_array_rtl_0_bypass[16] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N19
dffeas \ramModule|memory_array_rtl_0_bypass[15] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramModule|Stored_Address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N3
dffeas \ramModule|memory_array_rtl_0_bypass[14] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N25
dffeas \ramModule|memory_array_rtl_0_bypass[13] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramModule|Stored_Address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
fiftyfivenm_lcell_comb \ramModule|memory_array~3 (
// Equation(s):
// \ramModule|memory_array~3_combout  = (\ramModule|memory_array_rtl_0_bypass [16] & (\ramModule|memory_array_rtl_0_bypass [15] & (\ramModule|memory_array_rtl_0_bypass [14] $ (!\ramModule|memory_array_rtl_0_bypass [13])))) # 
// (!\ramModule|memory_array_rtl_0_bypass [16] & (!\ramModule|memory_array_rtl_0_bypass [15] & (\ramModule|memory_array_rtl_0_bypass [14] $ (!\ramModule|memory_array_rtl_0_bypass [13]))))

	.dataa(\ramModule|memory_array_rtl_0_bypass [16]),
	.datab(\ramModule|memory_array_rtl_0_bypass [15]),
	.datac(\ramModule|memory_array_rtl_0_bypass [14]),
	.datad(\ramModule|memory_array_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\ramModule|memory_array~3_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~3 .lut_mask = 16'h9009;
defparam \ramModule|memory_array~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[5]~feeder_combout  = \ramModule|Stored_Address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramModule|Stored_Address [2]),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|memory_array_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \ramModule|memory_array_rtl_0_bypass[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[6]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[6]~feeder_combout  = \inputLogicModule|databus[2]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[6]~feeder .lut_mask = 16'hF0F0;
defparam \ramModule|memory_array_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \ramModule|memory_array_rtl_0_bypass[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N9
dffeas \ramModule|memory_array_rtl_0_bypass[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|EN_AddressRegRead~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
fiftyfivenm_lcell_comb \ramModule|memory_array_rtl_0_bypass[7]~feeder (
// Equation(s):
// \ramModule|memory_array_rtl_0_bypass[7]~feeder_combout  = \ramModule|Stored_Address [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramModule|Stored_Address [3]),
	.cin(gnd),
	.combout(\ramModule|memory_array_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ramModule|memory_array_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N7
dffeas \ramModule|memory_array_rtl_0_bypass[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\ramModule|memory_array_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
fiftyfivenm_lcell_comb \ramModule|memory_array~1 (
// Equation(s):
// \ramModule|memory_array~1_combout  = (\ramModule|memory_array_rtl_0_bypass [5] & (\ramModule|memory_array_rtl_0_bypass [6] & (\ramModule|memory_array_rtl_0_bypass [8] $ (!\ramModule|memory_array_rtl_0_bypass [7])))) # 
// (!\ramModule|memory_array_rtl_0_bypass [5] & (!\ramModule|memory_array_rtl_0_bypass [6] & (\ramModule|memory_array_rtl_0_bypass [8] $ (!\ramModule|memory_array_rtl_0_bypass [7]))))

	.dataa(\ramModule|memory_array_rtl_0_bypass [5]),
	.datab(\ramModule|memory_array_rtl_0_bypass [6]),
	.datac(\ramModule|memory_array_rtl_0_bypass [8]),
	.datad(\ramModule|memory_array_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\ramModule|memory_array~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~1 .lut_mask = 16'h9009;
defparam \ramModule|memory_array~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
fiftyfivenm_lcell_comb \ramModule|memory_array~4 (
// Equation(s):
// \ramModule|memory_array~4_combout  = (\ramModule|memory_array~0_combout  & (\ramModule|memory_array~2_combout  & (\ramModule|memory_array~3_combout  & \ramModule|memory_array~1_combout )))

	.dataa(\ramModule|memory_array~0_combout ),
	.datab(\ramModule|memory_array~2_combout ),
	.datac(\ramModule|memory_array~3_combout ),
	.datad(\ramModule|memory_array~1_combout ),
	.cin(gnd),
	.combout(\ramModule|memory_array~4_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~4 .lut_mask = 16'h8000;
defparam \ramModule|memory_array~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
fiftyfivenm_lcell_comb \ramModule|memory_array~6 (
// Equation(s):
// \ramModule|memory_array~6_combout  = (\ramModule|memory_array~5_combout  & (\ramModule|memory_array_rtl_0_bypass [0] & \ramModule|memory_array~4_combout ))

	.dataa(gnd),
	.datab(\ramModule|memory_array~5_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [0]),
	.datad(\ramModule|memory_array~4_combout ),
	.cin(gnd),
	.combout(\ramModule|memory_array~6_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|memory_array~6 .lut_mask = 16'hC000;
defparam \ramModule|memory_array~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N25
dffeas \ramModule|memory_array_rtl_0_bypass[29] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
fiftyfivenm_lcell_comb \ramModule|data_out[8]~8 (
// Equation(s):
// \ramModule|data_out[8]~8_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [29])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a8 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\ramModule|memory_array~6_combout ),
	.datab(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [29]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ramModule|data_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[8]~8 .lut_mask = 16'hF7B3;
defparam \ramModule|data_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
fiftyfivenm_lcell_comb \multistageALU|Mux1~11 (
// Equation(s):
// \multistageALU|Mux1~11_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [8] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\multistageALU|A [8]),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\controllerModule|ALUcont[2]~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~11 .lut_mask = 16'h3F36;
defparam \multistageALU|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
fiftyfivenm_lcell_comb \multistageALU|Mux1~12 (
// Equation(s):
// \multistageALU|Mux1~12_combout  = (\controllerModule|ALUcont[1]~2_combout  & (\controllerModule|ALUcont[2]~1_combout  $ (((!\controllerModule|ALUcont[0]~0_combout ) # (!\multistageALU|A [8]))))) # (!\controllerModule|ALUcont[1]~2_combout  & 
// ((\controllerModule|ALUcont[2]~1_combout ) # ((\multistageALU|A [8] & \controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\multistageALU|A [8]),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\controllerModule|ALUcont[2]~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~12 .lut_mask = 16'h8F78;
defparam \multistageALU|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
fiftyfivenm_lcell_comb \multistageALU|Add0~36 (
// Equation(s):
// \multistageALU|Add0~36_combout  = (\multistageALU|A [8] & (((\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\instructionRegister|Q [3]),
	.datac(\multistageALU|A [8]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~36 .lut_mask = 16'hD0F0;
defparam \multistageALU|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
fiftyfivenm_lcell_comb \multistageALU|Add0~37 (
// Equation(s):
// \multistageALU|Add0~37_combout  = \controllerModule|IMM[8]~13_combout  $ (\multistageALU|Add0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controllerModule|IMM[8]~13_combout ),
	.datad(\multistageALU|Add0~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~37 .lut_mask = 16'h0FF0;
defparam \multistageALU|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
fiftyfivenm_lcell_comb \multistageALU|Add0~38 (
// Equation(s):
// \multistageALU|Add0~38_combout  = (\multistageALU|Add0~36_combout  & ((\multistageALU|Add0~37_combout  & (\multistageALU|Add0~35  & VCC)) # (!\multistageALU|Add0~37_combout  & (!\multistageALU|Add0~35 )))) # (!\multistageALU|Add0~36_combout  & 
// ((\multistageALU|Add0~37_combout  & (!\multistageALU|Add0~35 )) # (!\multistageALU|Add0~37_combout  & ((\multistageALU|Add0~35 ) # (GND)))))
// \multistageALU|Add0~39  = CARRY((\multistageALU|Add0~36_combout  & (!\multistageALU|Add0~37_combout  & !\multistageALU|Add0~35 )) # (!\multistageALU|Add0~36_combout  & ((!\multistageALU|Add0~35 ) # (!\multistageALU|Add0~37_combout ))))

	.dataa(\multistageALU|Add0~36_combout ),
	.datab(\multistageALU|Add0~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~35 ),
	.combout(\multistageALU|Add0~38_combout ),
	.cout(\multistageALU|Add0~39 ));
// synopsys translate_off
defparam \multistageALU|Add0~38 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
fiftyfivenm_lcell_comb \multistageALU|Mux1~13 (
// Equation(s):
// \multistageALU|Mux1~13_combout  = (\multistageALU|Mux1~11_combout  & ((\multistageALU|Mux1~12_combout  & (\multistageALU|Add0~38_combout )) # (!\multistageALU|Mux1~12_combout  & ((\controllerModule|IMM[8]~13_combout ))))) # 
// (!\multistageALU|Mux1~11_combout  & (\multistageALU|Mux1~12_combout ))

	.dataa(\multistageALU|Mux1~11_combout ),
	.datab(\multistageALU|Mux1~12_combout ),
	.datac(\multistageALU|Add0~38_combout ),
	.datad(\controllerModule|IMM[8]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~13 .lut_mask = 16'hE6C4;
defparam \multistageALU|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
fiftyfivenm_lcell_comb \multistageALU|Mux1~3 (
// Equation(s):
// \multistageALU|Mux1~3_combout  = (!\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [6])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [8])))))

	.dataa(\multistageALU|A [6]),
	.datab(\inputLogicModule|databus[0]~10_combout ),
	.datac(\multistageALU|A [8]),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~3 .lut_mask = 16'h2230;
defparam \multistageALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
fiftyfivenm_lcell_comb \multistageALU|Mux1~4 (
// Equation(s):
// \multistageALU|Mux1~4_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [5])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [7])))))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|A [5]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\multistageALU|A [7]),
	.cin(gnd),
	.combout(\multistageALU|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~4 .lut_mask = 16'hD080;
defparam \multistageALU|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
fiftyfivenm_lcell_comb \multistageALU|Mux1~5 (
// Equation(s):
// \multistageALU|Mux1~5_combout  = (\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftLeft0~15_combout )))) # (!\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|Mux1~3_combout ) # ((\multistageALU|Mux1~4_combout ))))

	.dataa(\multistageALU|Mux1~3_combout ),
	.datab(\multistageALU|ShiftLeft0~15_combout ),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(\multistageALU|Mux1~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~5 .lut_mask = 16'hCFCA;
defparam \multistageALU|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
fiftyfivenm_lcell_comb \multistageALU|Mux1~0 (
// Equation(s):
// \multistageALU|Mux1~0_combout  = (\multistageALU|A [9] & ((\instructionRegister|Q [9]) # ((\instructionRegister|Q [1]) # (\instructionRegister|Q [8]))))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [1]),
	.datac(\multistageALU|A [9]),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\multistageALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~0 .lut_mask = 16'hF0E0;
defparam \multistageALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N8
fiftyfivenm_lcell_comb \multistageALU|Mux1~1 (
// Equation(s):
// \multistageALU|Mux1~1_combout  = (\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|A [0] & ((\inputLogicModule|databus[3]~19_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & (((\multistageALU|A [8] & 
// !\inputLogicModule|databus[3]~19_combout ))))

	.dataa(\multistageALU|A [0]),
	.datab(\multistageALU|A [8]),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\inputLogicModule|databus[3]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~1 .lut_mask = 16'hA00C;
defparam \multistageALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N20
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~4 (
// Equation(s):
// \multistageALU|ShiftLeft0~4_combout  = (!\inputLogicModule|databus[1]~13_combout  & (!\inputLogicModule|databus[0]~10_combout  & !\inputLogicModule|databus[2]~16_combout ))

	.dataa(gnd),
	.datab(\inputLogicModule|databus[1]~13_combout ),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[2]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~4 .lut_mask = 16'h0003;
defparam \multistageALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N22
fiftyfivenm_lcell_comb \multistageALU|Mux1~2 (
// Equation(s):
// \multistageALU|Mux1~2_combout  = (\multistageALU|ShiftLeft0~4_combout  & ((\multistageALU|Mux1~1_combout ) # ((\multistageALU|Mux1~0_combout  & \inputLogicModule|databus[3]~19_combout )))) # (!\multistageALU|ShiftLeft0~4_combout  & 
// (\multistageALU|Mux1~0_combout ))

	.dataa(\multistageALU|Mux1~0_combout ),
	.datab(\multistageALU|Mux1~1_combout ),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\multistageALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~2 .lut_mask = 16'hECAA;
defparam \multistageALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
fiftyfivenm_lcell_comb \multistageALU|Mux1~6 (
// Equation(s):
// \multistageALU|Mux1~6_combout  = (\multistageALU|Mux7~0_combout  & ((\multistageALU|Mux1~2_combout ) # ((\multistageALU|Mux5~19_combout  & \multistageALU|Mux1~5_combout ))))

	.dataa(\multistageALU|Mux7~0_combout ),
	.datab(\multistageALU|Mux5~19_combout ),
	.datac(\multistageALU|Mux1~5_combout ),
	.datad(\multistageALU|Mux1~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~6 .lut_mask = 16'hAA80;
defparam \multistageALU|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
fiftyfivenm_lcell_comb \multistageALU|Mux7~1 (
// Equation(s):
// \multistageALU|Mux7~1_combout  = (!\inputLogicModule|databus[3]~19_combout  & (!\controllerModule|ALUcont[1]~2_combout  & (!\multistageALU|ShiftLeft0~6_combout  & !\multistageALU|ShiftLeft0~5_combout )))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|ShiftLeft0~6_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~1 .lut_mask = 16'h0001;
defparam \multistageALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
fiftyfivenm_lcell_comb \multistageALU|Mux1~7 (
// Equation(s):
// \multistageALU|Mux1~7_combout  = (!\inputLogicModule|databus[2]~16_combout  & (\multistageALU|ShiftRight1~0_combout  & (!\inputLogicModule|databus[1]~13_combout  & \multistageALU|Mux7~1_combout )))

	.dataa(\inputLogicModule|databus[2]~16_combout ),
	.datab(\multistageALU|ShiftRight1~0_combout ),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\multistageALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~7 .lut_mask = 16'h0400;
defparam \multistageALU|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
fiftyfivenm_lcell_comb \multistageALU|Mux1~8 (
// Equation(s):
// \multistageALU|Mux1~8_combout  = (\multistageALU|Mux1~7_combout ) # ((\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|A [8] $ (\controllerModule|IMM[8]~13_combout ))))

	.dataa(\multistageALU|A [8]),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\controllerModule|IMM[8]~13_combout ),
	.datad(\multistageALU|Mux1~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~8 .lut_mask = 16'hFF48;
defparam \multistageALU|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
fiftyfivenm_lcell_comb \multistageALU|Mux1~9 (
// Equation(s):
// \multistageALU|Mux1~9_combout  = (\multistageALU|Mux1~6_combout ) # ((\multistageALU|Mux8~0_combout ) # ((!\controllerModule|ALUcont[0]~0_combout  & \multistageALU|Mux1~8_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\multistageALU|Mux1~6_combout ),
	.datac(\multistageALU|Mux8~0_combout ),
	.datad(\multistageALU|Mux1~8_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~9 .lut_mask = 16'hFDFC;
defparam \multistageALU|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
fiftyfivenm_lcell_comb \multistageALU|Mux1~10 (
// Equation(s):
// \multistageALU|Mux1~10_combout  = (\multistageALU|Mux8~1_combout  & ((\multistageALU|Add0~38_combout ) # ((\controllerModule|ALUcont[2]~1_combout  & \multistageALU|Mux1~9_combout )))) # (!\multistageALU|Mux8~1_combout  & 
// (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux1~9_combout ))))

	.dataa(\multistageALU|Mux8~1_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\multistageALU|Add0~38_combout ),
	.datad(\multistageALU|Mux1~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~10 .lut_mask = 16'hECA0;
defparam \multistageALU|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
fiftyfivenm_lcell_comb \multistageALU|Mux1~14 (
// Equation(s):
// \multistageALU|Mux1~14_combout  = (\controllerModule|ALUcont[3]~3_combout  & ((\multistageALU|Mux1~10_combout ))) # (!\controllerModule|ALUcont[3]~3_combout  & (\multistageALU|Mux1~13_combout ))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[3]~3_combout ),
	.datac(\multistageALU|Mux1~13_combout ),
	.datad(\multistageALU|Mux1~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~14 .lut_mask = 16'hFC30;
defparam \multistageALU|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N9
dffeas \multistageALU|G[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[8] .is_wysiwyg = "true";
defparam \multistageALU|G[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N21
dffeas \registerFileModule|registers~38 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~38 .is_wysiwyg = "true";
defparam \registerFileModule|registers~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N11
dffeas \registerFileModule|registers~28 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~28 .is_wysiwyg = "true";
defparam \registerFileModule|registers~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N7
dffeas \registerFileModule|registers~18 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~18 .is_wysiwyg = "true";
defparam \registerFileModule|registers~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N9
dffeas \registerFileModule|registers~8 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~8 .is_wysiwyg = "true";
defparam \registerFileModule|registers~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
fiftyfivenm_lcell_comb \registerFileModule|registers~72 (
// Equation(s):
// \registerFileModule|registers~72_combout  = (\controllerModule|Rout[1]~7_combout  & (((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & ((\controllerModule|Rout[0]~8_combout  & (\registerFileModule|registers~18_q )) # 
// (!\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~8_q )))))

	.dataa(\registerFileModule|registers~18_q ),
	.datab(\registerFileModule|registers~8_q ),
	.datac(\controllerModule|Rout[1]~7_combout ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~72_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~72 .lut_mask = 16'hFA0C;
defparam \registerFileModule|registers~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~73 (
// Equation(s):
// \registerFileModule|registers~73_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~72_combout  & (\registerFileModule|registers~38_q )) # (!\registerFileModule|registers~72_combout  & ((\registerFileModule|registers~28_q 
// ))))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~72_combout ))))

	.dataa(\registerFileModule|registers~38_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~28_q ),
	.datad(\registerFileModule|registers~72_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~73_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~73 .lut_mask = 16'hBBC0;
defparam \registerFileModule|registers~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~11 (
// Equation(s):
// \controllerModule|IMM[8]~11_combout  = (\controllerModule|ENW~1_combout  & (\multistageALU|G [8] & ((\registerFileModule|registers~73_combout ) # (!\controllerModule|ENR~4_combout )))) # (!\controllerModule|ENW~1_combout  & 
// (((\registerFileModule|registers~73_combout ) # (!\controllerModule|ENR~4_combout ))))

	.dataa(\controllerModule|ENW~1_combout ),
	.datab(\multistageALU|G [8]),
	.datac(\registerFileModule|registers~73_combout ),
	.datad(\controllerModule|ENR~4_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~11 .lut_mask = 16'hD0DD;
defparam \controllerModule|IMM[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~13 (
// Equation(s):
// \controllerModule|IMM[8]~13_combout  = ((\controllerModule|IMM[8]~12_combout  & (\ramModule|data_out[8]~8_combout  & \controllerModule|IMM[8]~11_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\controllerModule|IMM[8]~12_combout ),
	.datab(\ramModule|data_out[8]~8_combout ),
	.datac(\inputLogicModule|databus[0]~7_combout ),
	.datad(\controllerModule|IMM[8]~11_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~13 .lut_mask = 16'h8F0F;
defparam \controllerModule|IMM[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N1
dffeas \instructionRegister|Q[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[8] .is_wysiwyg = "true";
defparam \instructionRegister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N0
fiftyfivenm_lcell_comb \controllerModule|ENW~0 (
// Equation(s):
// \controllerModule|ENW~0_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [8] & \countermodule|CNT [1]))

	.dataa(\instructionRegister|Q [9]),
	.datab(gnd),
	.datac(\instructionRegister|Q [8]),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|ENW~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENW~0 .lut_mask = 16'h0500;
defparam \controllerModule|ENW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
fiftyfivenm_lcell_comb \countermodule|CNT~3 (
// Equation(s):
// \countermodule|CNT~3_combout  = (!\countermodule|CNT [0] & (((!\countermodule|CNT [1]) # (!\controllerModule|ENW~0_combout )) # (!\controllerModule|Equal9~0_combout )))

	.dataa(\controllerModule|Equal9~0_combout ),
	.datab(\controllerModule|ENW~0_combout ),
	.datac(\countermodule|CNT [0]),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\countermodule|CNT~3_combout ),
	.cout());
// synopsys translate_off
defparam \countermodule|CNT~3 .lut_mask = 16'h070F;
defparam \countermodule|CNT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N17
dffeas \countermodule|CNT[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\countermodule|CNT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\countermodule|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \countermodule|CNT[0] .is_wysiwyg = "true";
defparam \countermodule|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~4 (
// Equation(s):
// \controllerModule|IMM[9]~4_combout  = (!\countermodule|CNT [0] & (!\instructionRegister|Q [8] & (\instructionRegister|Q [9] & \countermodule|CNT [1])))

	.dataa(\countermodule|CNT [0]),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [9]),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~4 .lut_mask = 16'h1000;
defparam \controllerModule|IMM[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~15 (
// Equation(s):
// \controllerModule|IMM[9]~15_combout  = (!\controllerModule|IMM[9]~4_combout  & ((\Raw_Data_From_Switches[9]~input_o ) # (!\controllerModule|Ext~0_combout )))

	.dataa(\Raw_Data_From_Switches[9]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\controllerModule|IMM[9]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~15 .lut_mask = 16'h0B0B;
defparam \controllerModule|IMM[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
fiftyfivenm_lcell_comb \multistageALU|Mux7~12 (
// Equation(s):
// \multistageALU|Mux7~12_combout  = (!\multistageALU|ShiftLeft0~5_combout  & (!\inputLogicModule|databus[3]~19_combout  & !\multistageALU|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(\multistageALU|ShiftLeft0~5_combout ),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\multistageALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~12 .lut_mask = 16'h0003;
defparam \multistageALU|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
fiftyfivenm_lcell_comb \multistageALU|Mux0~11 (
// Equation(s):
// \multistageALU|Mux0~11_combout  = (\controllerModule|ALUcont[0]~0_combout  & (((\multistageALU|ShiftLeft0~4_combout  & \multistageALU|Mux7~12_combout )) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[0]~0_combout  & 
// (!\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|ShiftLeft0~4_combout  & \multistageALU|Mux7~12_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|ShiftLeft0~4_combout ),
	.datad(\multistageALU|Mux7~12_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~11 .lut_mask = 16'hB222;
defparam \multistageALU|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
fiftyfivenm_lcell_comb \multistageALU|Mux0~5 (
// Equation(s):
// \multistageALU|Mux0~5_combout  = (!\controllerModule|ALUcont[0]~0_combout  & (\controllerModule|IMM[9]~16_combout  $ (\multistageALU|A [9])))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|IMM[9]~16_combout ),
	.datad(\multistageALU|A [9]),
	.cin(gnd),
	.combout(\multistageALU|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~5 .lut_mask = 16'h0330;
defparam \multistageALU|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
fiftyfivenm_lcell_comb \multistageALU|Mux0~6 (
// Equation(s):
// \multistageALU|Mux0~6_combout  = (\multistageALU|A [7] & (!\inputLogicModule|databus[0]~10_combout  & \inputLogicModule|databus[1]~13_combout ))

	.dataa(gnd),
	.datab(\multistageALU|A [7]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~6 .lut_mask = 16'h0C00;
defparam \multistageALU|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
fiftyfivenm_lcell_comb \multistageALU|Mux0~7 (
// Equation(s):
// \multistageALU|Mux0~7_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [6])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [8])))))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|A [6]),
	.datac(\multistageALU|A [8]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~7 .lut_mask = 16'hD800;
defparam \multistageALU|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
fiftyfivenm_lcell_comb \multistageALU|Mux0~8 (
// Equation(s):
// \multistageALU|Mux0~8_combout  = (\inputLogicModule|databus[3]~19_combout  & (((\multistageALU|Mux8~10_combout )))) # (!\inputLogicModule|databus[3]~19_combout  & ((\multistageALU|Mux0~6_combout ) # ((\multistageALU|Mux0~7_combout ))))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\multistageALU|Mux0~6_combout ),
	.datac(\multistageALU|Mux0~7_combout ),
	.datad(\multistageALU|Mux8~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~8 .lut_mask = 16'hFE54;
defparam \multistageALU|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
fiftyfivenm_lcell_comb \multistageALU|Mux0~9 (
// Equation(s):
// \multistageALU|Mux0~9_combout  = (\inputLogicModule|databus[2]~16_combout  & (\multistageALU|ShiftLeft0~17_combout  & (!\inputLogicModule|databus[3]~19_combout ))) # (!\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|Mux0~8_combout ))))

	.dataa(\inputLogicModule|databus[2]~16_combout ),
	.datab(\multistageALU|ShiftLeft0~17_combout ),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\multistageALU|Mux0~8_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~9 .lut_mask = 16'h5D08;
defparam \multistageALU|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N16
fiftyfivenm_lcell_comb \multistageALU|Mux0~10 (
// Equation(s):
// \multistageALU|Mux0~10_combout  = (\controllerModule|ALUcont[1]~2_combout  & ((\multistageALU|Mux0~5_combout ) # ((\multistageALU|Mux7~0_combout  & \multistageALU|Mux0~9_combout ))))

	.dataa(\multistageALU|Mux0~5_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|Mux7~0_combout ),
	.datad(\multistageALU|Mux0~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~10 .lut_mask = 16'hC888;
defparam \multistageALU|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
fiftyfivenm_lcell_comb \multistageALU|Mux0~12 (
// Equation(s):
// \multistageALU|Mux0~12_combout  = (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux0~10_combout ) # ((\multistageALU|Mux0~11_combout  & \multistageALU|A [9]))))

	.dataa(\multistageALU|Mux0~11_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\controllerModule|ALUcont[2]~1_combout ),
	.datad(\multistageALU|Mux0~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~12 .lut_mask = 16'hF080;
defparam \multistageALU|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
fiftyfivenm_lcell_comb \multistageALU|Add0~40 (
// Equation(s):
// \multistageALU|Add0~40_combout  = (\multistageALU|A [9] & (((\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])) # (!\controllerModule|EN_AddressRegRead~4_combout )))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\instructionRegister|Q [2]),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|A [9]),
	.cin(gnd),
	.combout(\multistageALU|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~40 .lut_mask = 16'hF700;
defparam \multistageALU|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
fiftyfivenm_lcell_comb \multistageALU|Add0~41 (
// Equation(s):
// \multistageALU|Add0~41_combout  = \multistageALU|Add0~1_combout  $ (\controllerModule|IMM[9]~16_combout )

	.dataa(gnd),
	.datab(\multistageALU|Add0~1_combout ),
	.datac(gnd),
	.datad(\controllerModule|IMM[9]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~41 .lut_mask = 16'h33CC;
defparam \multistageALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
fiftyfivenm_lcell_comb \multistageALU|Add0~42 (
// Equation(s):
// \multistageALU|Add0~42_combout  = \multistageALU|Add0~40_combout  $ (\multistageALU|Add0~39  $ (!\multistageALU|Add0~41_combout ))

	.dataa(gnd),
	.datab(\multistageALU|Add0~40_combout ),
	.datac(gnd),
	.datad(\multistageALU|Add0~41_combout ),
	.cin(\multistageALU|Add0~39 ),
	.combout(\multistageALU|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~42 .lut_mask = 16'h3CC3;
defparam \multistageALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
fiftyfivenm_lcell_comb \multistageALU|Mux0~4 (
// Equation(s):
// \multistageALU|Mux0~4_combout  = (\multistageALU|Mux8~1_combout  & \multistageALU|Add0~42_combout )

	.dataa(gnd),
	.datab(\multistageALU|Mux8~1_combout ),
	.datac(gnd),
	.datad(\multistageALU|Add0~42_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~4 .lut_mask = 16'hCC00;
defparam \multistageALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
fiftyfivenm_lcell_comb \multistageALU|Mux0~0 (
// Equation(s):
// \multistageALU|Mux0~0_combout  = (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Add0~7_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & (\multistageALU|A [9]))

	.dataa(gnd),
	.datab(\multistageALU|A [9]),
	.datac(\controllerModule|ALUcont[2]~1_combout ),
	.datad(\multistageALU|Add0~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~0 .lut_mask = 16'hFC0C;
defparam \multistageALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
fiftyfivenm_lcell_comb \multistageALU|Mux0~2 (
// Equation(s):
// \multistageALU|Mux0~2_combout  = (\controllerModule|ALUcont[2]~1_combout  & (\controllerModule|ALUcont[1]~2_combout  & ((\multistageALU|Mux0~0_combout ) # (!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// ((\multistageALU|Mux0~0_combout  & (!\controllerModule|ALUcont[1]~2_combout )) # (!\multistageALU|Mux0~0_combout  & ((\controllerModule|ALUcont[0]~0_combout )))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\multistageALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~2 .lut_mask = 16'h9958;
defparam \multistageALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
fiftyfivenm_lcell_comb \multistageALU|Mux0~1 (
// Equation(s):
// \multistageALU|Mux0~1_combout  = (\multistageALU|Mux0~0_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\controllerModule|ALUcont[0]~0_combout  $ (\controllerModule|ALUcont[1]~2_combout )))) # (!\multistageALU|Mux0~0_combout  & 
// (\controllerModule|ALUcont[2]~1_combout  $ (((\controllerModule|ALUcont[1]~2_combout )))))

	.dataa(\multistageALU|Mux0~0_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~1 .lut_mask = 16'h9BEC;
defparam \multistageALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
fiftyfivenm_lcell_comb \multistageALU|Mux0~3 (
// Equation(s):
// \multistageALU|Mux0~3_combout  = (\multistageALU|Mux0~2_combout  & ((\controllerModule|IMM[9]~16_combout ) # ((\multistageALU|Mux0~1_combout )))) # (!\multistageALU|Mux0~2_combout  & (((\multistageALU|Add0~42_combout  & \multistageALU|Mux0~1_combout ))))

	.dataa(\multistageALU|Mux0~2_combout ),
	.datab(\controllerModule|IMM[9]~16_combout ),
	.datac(\multistageALU|Add0~42_combout ),
	.datad(\multistageALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~3 .lut_mask = 16'hFA88;
defparam \multistageALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N18
fiftyfivenm_lcell_comb \multistageALU|Mux0~13 (
// Equation(s):
// \multistageALU|Mux0~13_combout  = (\controllerModule|ALUcont[3]~3_combout  & ((\multistageALU|Mux0~12_combout ) # ((\multistageALU|Mux0~4_combout )))) # (!\controllerModule|ALUcont[3]~3_combout  & (((\multistageALU|Mux0~3_combout ))))

	.dataa(\multistageALU|Mux0~12_combout ),
	.datab(\controllerModule|ALUcont[3]~3_combout ),
	.datac(\multistageALU|Mux0~4_combout ),
	.datad(\multistageALU|Mux0~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~13 .lut_mask = 16'hFBC8;
defparam \multistageALU|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N19
dffeas \multistageALU|G[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[9] .is_wysiwyg = "true";
defparam \multistageALU|G[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N7
dffeas \registerFileModule|registers~39 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~39 .is_wysiwyg = "true";
defparam \registerFileModule|registers~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N15
dffeas \registerFileModule|registers~19 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~19 .is_wysiwyg = "true";
defparam \registerFileModule|registers~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N13
dffeas \registerFileModule|registers~29 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~29 .is_wysiwyg = "true";
defparam \registerFileModule|registers~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N19
dffeas \registerFileModule|registers~9 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~9 .is_wysiwyg = "true";
defparam \registerFileModule|registers~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
fiftyfivenm_lcell_comb \registerFileModule|registers~76 (
// Equation(s):
// \registerFileModule|registers~76_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~29_q ) # ((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~9_q  & 
// !\controllerModule|Rout[0]~8_combout ))))

	.dataa(\registerFileModule|registers~29_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~9_q ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~76_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~76 .lut_mask = 16'hCCB8;
defparam \registerFileModule|registers~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~77 (
// Equation(s):
// \registerFileModule|registers~77_combout  = (\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~76_combout  & (\registerFileModule|registers~39_q )) # (!\registerFileModule|registers~76_combout  & ((\registerFileModule|registers~19_q 
// ))))) # (!\controllerModule|Rout[0]~8_combout  & (((\registerFileModule|registers~76_combout ))))

	.dataa(\registerFileModule|registers~39_q ),
	.datab(\controllerModule|Rout[0]~8_combout ),
	.datac(\registerFileModule|registers~19_q ),
	.datad(\registerFileModule|registers~76_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~77_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~77 .lut_mask = 16'hBBC0;
defparam \registerFileModule|registers~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~14 (
// Equation(s):
// \controllerModule|IMM[9]~14_combout  = (\controllerModule|ENR~4_combout  & (\registerFileModule|registers~77_combout  & ((\multistageALU|G [9]) # (!\controllerModule|ENW~1_combout )))) # (!\controllerModule|ENR~4_combout  & ((\multistageALU|G [9]) # 
// ((!\controllerModule|ENW~1_combout ))))

	.dataa(\controllerModule|ENR~4_combout ),
	.datab(\multistageALU|G [9]),
	.datac(\controllerModule|ENW~1_combout ),
	.datad(\registerFileModule|registers~77_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~14 .lut_mask = 16'hCF45;
defparam \controllerModule|IMM[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N25
dffeas \ramModule|memory_array_rtl_0_bypass[30] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y50_N0
fiftyfivenm_ram_block \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\controllerModule|RAM_write_to_RAM~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\controllerModule|EN_AddressRegRead~5_combout ),
	.clk0(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.clk1(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.ena0(\controllerModule|RAM_write_to_RAM~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\controllerModule|IMM[9]~16_combout }),
	.portaaddr({\ramModule|Stored_Address [9],\ramModule|Stored_Address [8],\ramModule|Stored_Address [7],\ramModule|Stored_Address [6],\ramModule|Stored_Address [5],\ramModule|Stored_Address [4],\ramModule|Stored_Address [3],\ramModule|Stored_Address [2],\ramModule|Stored_Address [1],
\ramModule|Stored_Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\controllerModule|IMM[9]~16_combout ,\controllerModule|IMM[8]~13_combout ,\controllerModule|IMM[7]~10_combout ,\controllerModule|IMM[6]~7_combout ,\inputLogicModule|databus[5]~25_combout ,\inputLogicModule|databus[4]~22_combout ,
\inputLogicModule|databus[3]~19_combout ,\inputLogicModule|databus[2]~16_combout ,\inputLogicModule|databus[1]~13_combout ,\inputLogicModule|databus[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram_1024x10:ramModule|altsyncram:memory_array_rtl_0|altsyncram_7fd1:auto_generated|ALTSYNCRAM";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \ramModule|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
fiftyfivenm_lcell_comb \ramModule|data_out[9]~9 (
// Equation(s):
// \ramModule|data_out[9]~9_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [30])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a9~portbdataout )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datab(\ramModule|memory_array~6_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [30]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\ramModule|data_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[9]~9 .lut_mask = 16'hF7D5;
defparam \ramModule|data_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~16 (
// Equation(s):
// \controllerModule|IMM[9]~16_combout  = ((\controllerModule|IMM[9]~15_combout  & (\controllerModule|IMM[9]~14_combout  & \ramModule|data_out[9]~9_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\inputLogicModule|databus[0]~7_combout ),
	.datab(\controllerModule|IMM[9]~15_combout ),
	.datac(\controllerModule|IMM[9]~14_combout ),
	.datad(\ramModule|data_out[9]~9_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~16 .lut_mask = 16'hD555;
defparam \controllerModule|IMM[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N11
dffeas \instructionRegister|Q[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[9] .is_wysiwyg = "true";
defparam \instructionRegister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
fiftyfivenm_lcell_comb \controllerModule|EN_AddressRegRead~4 (
// Equation(s):
// \controllerModule|EN_AddressRegRead~4_combout  = (!\instructionRegister|Q [9] & !\instructionRegister|Q [8])

	.dataa(\instructionRegister|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\controllerModule|EN_AddressRegRead~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|EN_AddressRegRead~4 .lut_mask = 16'h0055;
defparam \controllerModule|EN_AddressRegRead~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
fiftyfivenm_lcell_comb \controllerModule|Ext~0 (
// Equation(s):
// \controllerModule|Ext~0_combout  = (!\countermodule|CNT [1] & (((\controllerModule|EN_AddressRegRead~4_combout  & \controllerModule|always0~0_combout )) # (!\countermodule|CNT [0])))

	.dataa(\controllerModule|EN_AddressRegRead~4_combout ),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|always0~0_combout ),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|Ext~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Ext~0 .lut_mask = 16'h00B3;
defparam \controllerModule|Ext~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~15 (
// Equation(s):
// \inputLogicModule|databus[2]~15_combout  = (\Raw_Data_From_Switches[2]~input_o  & (((\instructionRegister|Q [2]) # (!\controllerModule|IMM[9]~4_combout )))) # (!\Raw_Data_From_Switches[2]~input_o  & (!\controllerModule|Ext~0_combout  & 
// ((\instructionRegister|Q [2]) # (!\controllerModule|IMM[9]~4_combout ))))

	.dataa(\Raw_Data_From_Switches[2]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\controllerModule|IMM[9]~4_combout ),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~15 .lut_mask = 16'hBB0B;
defparam \inputLogicModule|databus[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \ramModule|memory_array_rtl_0_bypass[23] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
fiftyfivenm_lcell_comb \ramModule|data_out[2]~2 (
// Equation(s):
// \ramModule|data_out[2]~2_combout  = ((\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0_bypass [23]))) # (!\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0|auto_generated|ram_block1a2 ))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [23]),
	.datad(\ramModule|memory_array~6_combout ),
	.cin(gnd),
	.combout(\ramModule|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[2]~2 .lut_mask = 16'hF3BB;
defparam \ramModule|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
fiftyfivenm_lcell_comb \multistageALU|Mux7~4 (
// Equation(s):
// \multistageALU|Mux7~4_combout  = (!\controllerModule|ALUcont[0]~0_combout  & (\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|A [2] $ (\inputLogicModule|databus[2]~16_combout ))))

	.dataa(\multistageALU|A [2]),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\inputLogicModule|databus[2]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~4 .lut_mask = 16'h1020;
defparam \multistageALU|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
fiftyfivenm_lcell_comb \multistageALU|Mux7~5 (
// Equation(s):
// \multistageALU|Mux7~5_combout  = (!\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|A [9] & (\inputLogicModule|databus[3]~19_combout  & \multistageALU|Mux7~0_combout )))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\inputLogicModule|databus[3]~19_combout ),
	.datad(\multistageALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~5 .lut_mask = 16'h4000;
defparam \multistageALU|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~5 (
// Equation(s):
// \multistageALU|ShiftRight0~5_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [5])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [3])))))

	.dataa(\multistageALU|A [5]),
	.datab(\inputLogicModule|databus[0]~10_combout ),
	.datac(\multistageALU|A [3]),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~5 .lut_mask = 16'h88C0;
defparam \multistageALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~6 (
// Equation(s):
// \multistageALU|ShiftRight0~6_combout  = (!\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [4])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [2])))))

	.dataa(\multistageALU|A [4]),
	.datab(\multistageALU|A [2]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~6 .lut_mask = 16'h0A0C;
defparam \multistageALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~7 (
// Equation(s):
// \multistageALU|ShiftRight0~7_combout  = (\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftRight1~2_combout )))) # (!\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|ShiftRight0~5_combout ) # 
// ((\multistageALU|ShiftRight0~6_combout ))))

	.dataa(\multistageALU|ShiftRight0~5_combout ),
	.datab(\multistageALU|ShiftRight1~2_combout ),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(\multistageALU|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~7 .lut_mask = 16'hCFCA;
defparam \multistageALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
fiftyfivenm_lcell_comb \multistageALU|Mux7~2 (
// Equation(s):
// \multistageALU|Mux7~2_combout  = (\multistageALU|Mux8~0_combout ) # ((\multistageALU|ShiftRight0~7_combout  & \multistageALU|Mux7~1_combout ))

	.dataa(\multistageALU|ShiftRight0~7_combout ),
	.datab(\multistageALU|Mux8~0_combout ),
	.datac(gnd),
	.datad(\multistageALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~2 .lut_mask = 16'hEECC;
defparam \multistageALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
fiftyfivenm_lcell_comb \multistageALU|Mux7~3 (
// Equation(s):
// \multistageALU|Mux7~3_combout  = (\multistageALU|ShiftLeft0~7_combout  & (\controllerModule|ALUcont[1]~2_combout  & (\multistageALU|ShiftLeft0~9_combout  & \multistageALU|Mux7~0_combout )))

	.dataa(\multistageALU|ShiftLeft0~7_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|ShiftLeft0~9_combout ),
	.datad(\multistageALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~3 .lut_mask = 16'h8000;
defparam \multistageALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
fiftyfivenm_lcell_comb \multistageALU|Mux7~6 (
// Equation(s):
// \multistageALU|Mux7~6_combout  = (\multistageALU|Mux7~4_combout ) # ((\multistageALU|Mux7~5_combout ) # ((\multistageALU|Mux7~2_combout ) # (\multistageALU|Mux7~3_combout )))

	.dataa(\multistageALU|Mux7~4_combout ),
	.datab(\multistageALU|Mux7~5_combout ),
	.datac(\multistageALU|Mux7~2_combout ),
	.datad(\multistageALU|Mux7~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~6 .lut_mask = 16'hFFFE;
defparam \multistageALU|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
fiftyfivenm_lcell_comb \multistageALU|Mux7~7 (
// Equation(s):
// \multistageALU|Mux7~7_combout  = (\multistageALU|Mux8~1_combout  & ((\multistageALU|Add0~14_combout ) # ((\controllerModule|ALUcont[2]~1_combout  & \multistageALU|Mux7~6_combout )))) # (!\multistageALU|Mux8~1_combout  & 
// (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux7~6_combout ))))

	.dataa(\multistageALU|Mux8~1_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\multistageALU|Add0~14_combout ),
	.datad(\multistageALU|Mux7~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~7 .lut_mask = 16'hECA0;
defparam \multistageALU|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
fiftyfivenm_lcell_comb \multistageALU|Mux7~9 (
// Equation(s):
// \multistageALU|Mux7~9_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\multistageALU|A [2] & \controllerModule|ALUcont[0]~0_combout )) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\multistageALU|A [2] & \controllerModule|ALUcont[0]~0_combout )))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\multistageALU|A [2]),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~9 .lut_mask = 16'h95EA;
defparam \multistageALU|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
fiftyfivenm_lcell_comb \multistageALU|Mux7~8 (
// Equation(s):
// \multistageALU|Mux7~8_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [2] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\multistageALU|A [2]),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~8 .lut_mask = 16'h0FBE;
defparam \multistageALU|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
fiftyfivenm_lcell_comb \multistageALU|Mux7~10 (
// Equation(s):
// \multistageALU|Mux7~10_combout  = (\multistageALU|Mux7~9_combout  & (((\multistageALU|Add0~14_combout )) # (!\multistageALU|Mux7~8_combout ))) # (!\multistageALU|Mux7~9_combout  & (\multistageALU|Mux7~8_combout  & (\inputLogicModule|databus[2]~16_combout 
// )))

	.dataa(\multistageALU|Mux7~9_combout ),
	.datab(\multistageALU|Mux7~8_combout ),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(\multistageALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~10 .lut_mask = 16'hEA62;
defparam \multistageALU|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N2
fiftyfivenm_lcell_comb \multistageALU|Mux7~11 (
// Equation(s):
// \multistageALU|Mux7~11_combout  = (\controllerModule|ALUcont[3]~3_combout  & (\multistageALU|Mux7~7_combout )) # (!\controllerModule|ALUcont[3]~3_combout  & ((\multistageALU|Mux7~10_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[3]~3_combout ),
	.datac(\multistageALU|Mux7~7_combout ),
	.datad(\multistageALU|Mux7~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~11 .lut_mask = 16'hF3C0;
defparam \multistageALU|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N3
dffeas \multistageALU|G[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux7~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[2] .is_wysiwyg = "true";
defparam \multistageALU|G[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N13
dffeas \registerFileModule|registers~32 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~32 .is_wysiwyg = "true";
defparam \registerFileModule|registers~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \registerFileModule|registers~22 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~22 .is_wysiwyg = "true";
defparam \registerFileModule|registers~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
fiftyfivenm_lcell_comb \registerFileModule|registers~12feeder (
// Equation(s):
// \registerFileModule|registers~12feeder_combout  = \inputLogicModule|databus[2]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFileModule|registers~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~12feeder .lut_mask = 16'hF0F0;
defparam \registerFileModule|registers~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N25
dffeas \registerFileModule|registers~12 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\registerFileModule|registers~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~12 .is_wysiwyg = "true";
defparam \registerFileModule|registers~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N3
dffeas \registerFileModule|registers~2 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~2 .is_wysiwyg = "true";
defparam \registerFileModule|registers~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
fiftyfivenm_lcell_comb \registerFileModule|registers~48 (
// Equation(s):
// \registerFileModule|registers~48_combout  = (\controllerModule|Rout[1]~7_combout  & (((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & ((\controllerModule|Rout[0]~8_combout  & (\registerFileModule|registers~12_q )) # 
// (!\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~2_q )))))

	.dataa(\controllerModule|Rout[1]~7_combout ),
	.datab(\registerFileModule|registers~12_q ),
	.datac(\registerFileModule|registers~2_q ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~48 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~49 (
// Equation(s):
// \registerFileModule|registers~49_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~48_combout  & (\registerFileModule|registers~32_q )) # (!\registerFileModule|registers~48_combout  & ((\registerFileModule|registers~22_q 
// ))))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~48_combout ))))

	.dataa(\registerFileModule|registers~32_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~22_q ),
	.datad(\registerFileModule|registers~48_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~49 .lut_mask = 16'hBBC0;
defparam \registerFileModule|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~14 (
// Equation(s):
// \inputLogicModule|databus[2]~14_combout  = (\controllerModule|ENR~4_combout  & (\registerFileModule|registers~49_combout  & ((\multistageALU|G [2]) # (!\controllerModule|ENW~1_combout )))) # (!\controllerModule|ENR~4_combout  & ((\multistageALU|G [2]) # 
// ((!\controllerModule|ENW~1_combout ))))

	.dataa(\controllerModule|ENR~4_combout ),
	.datab(\multistageALU|G [2]),
	.datac(\controllerModule|ENW~1_combout ),
	.datad(\registerFileModule|registers~49_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~14 .lut_mask = 16'hCF45;
defparam \inputLogicModule|databus[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~16 (
// Equation(s):
// \inputLogicModule|databus[2]~16_combout  = ((\inputLogicModule|databus[2]~15_combout  & (\ramModule|data_out[2]~2_combout  & \inputLogicModule|databus[2]~14_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\inputLogicModule|databus[2]~15_combout ),
	.datab(\inputLogicModule|databus[0]~7_combout ),
	.datac(\ramModule|data_out[2]~2_combout ),
	.datad(\inputLogicModule|databus[2]~14_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~16 .lut_mask = 16'hB333;
defparam \inputLogicModule|databus[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N9
dffeas \instructionRegister|Q[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[2] .is_wysiwyg = "true";
defparam \instructionRegister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
fiftyfivenm_lcell_comb \controllerModule|Equal9~0 (
// Equation(s):
// \controllerModule|Equal9~0_combout  = (!\instructionRegister|Q [1] & (\instructionRegister|Q [2] & \instructionRegister|Q [3]))

	.dataa(\instructionRegister|Q [1]),
	.datab(\instructionRegister|Q [2]),
	.datac(gnd),
	.datad(\instructionRegister|Q [3]),
	.cin(gnd),
	.combout(\controllerModule|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Equal9~0 .lut_mask = 16'h4400;
defparam \controllerModule|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
fiftyfivenm_lcell_comb \controllerModule|ENW~1 (
// Equation(s):
// \controllerModule|ENW~1_combout  = (!\controllerModule|Equal9~0_combout  & (\controllerModule|ENW~0_combout  & \countermodule|CNT [0]))

	.dataa(gnd),
	.datab(\controllerModule|Equal9~0_combout ),
	.datac(\controllerModule|ENW~0_combout ),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\controllerModule|ENW~1_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENW~1 .lut_mask = 16'h3000;
defparam \controllerModule|ENW~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~6 (
// Equation(s):
// \inputLogicModule|databus[0]~6_combout  = (\controllerModule|ENW~1_combout ) # ((\controllerModule|IMM[9]~4_combout ) # ((\controllerModule|Ext~0_combout ) # (\controllerModule|ENR~4_combout )))

	.dataa(\controllerModule|ENW~1_combout ),
	.datab(\controllerModule|IMM[9]~4_combout ),
	.datac(\controllerModule|Ext~0_combout ),
	.datad(\controllerModule|ENR~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~6 .lut_mask = 16'hFFFE;
defparam \inputLogicModule|databus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~7 (
// Equation(s):
// \inputLogicModule|databus[0]~7_combout  = (\inputLogicModule|databus[0]~6_combout ) # (\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[0]~6_combout ),
	.datad(\controllerModule|RAM_read_from_RAM~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~7 .lut_mask = 16'hFFF0;
defparam \inputLogicModule|databus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N3
dffeas \ramModule|memory_array_rtl_0_bypass[22] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
fiftyfivenm_lcell_comb \ramModule|data_out[1]~1 (
// Equation(s):
// \ramModule|data_out[1]~1_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [22])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a1 )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\ramModule|memory_array~6_combout ),
	.datab(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [22]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ramModule|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[1]~1 .lut_mask = 16'hF7B3;
defparam \ramModule|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[1]~input (
	.i(Raw_Data_From_Switches[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[1]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[1]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[1]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~12 (
// Equation(s):
// \inputLogicModule|databus[1]~12_combout  = (\Raw_Data_From_Switches[1]~input_o  & (((\instructionRegister|Q [1]) # (!\controllerModule|IMM[9]~4_combout )))) # (!\Raw_Data_From_Switches[1]~input_o  & (!\controllerModule|Ext~0_combout  & 
// ((\instructionRegister|Q [1]) # (!\controllerModule|IMM[9]~4_combout ))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\instructionRegister|Q [1]),
	.datad(\controllerModule|IMM[9]~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~12 .lut_mask = 16'hB0BB;
defparam \inputLogicModule|databus[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
fiftyfivenm_lcell_comb \multistageALU|Mux8~15 (
// Equation(s):
// \multistageALU|Mux8~15_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|A [1])) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|A [1])))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|A [1]),
	.cin(gnd),
	.combout(\multistageALU|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~15 .lut_mask = 16'h9E5A;
defparam \multistageALU|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
fiftyfivenm_lcell_comb \multistageALU|Mux8~14 (
// Equation(s):
// \multistageALU|Mux8~14_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\controllerModule|ALUcont[0]~0_combout 
//  $ (\multistageALU|A [1]))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|A [1]),
	.cin(gnd),
	.combout(\multistageALU|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~14 .lut_mask = 16'h3B3E;
defparam \multistageALU|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
fiftyfivenm_lcell_comb \multistageALU|Mux8~16 (
// Equation(s):
// \multistageALU|Mux8~16_combout  = (\multistageALU|Mux8~15_combout  & (((\multistageALU|Add0~10_combout ) # (!\multistageALU|Mux8~14_combout )))) # (!\multistageALU|Mux8~15_combout  & (\inputLogicModule|databus[1]~13_combout  & 
// (\multistageALU|Mux8~14_combout )))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\multistageALU|Mux8~15_combout ),
	.datac(\multistageALU|Mux8~14_combout ),
	.datad(\multistageALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~16 .lut_mask = 16'hEC2C;
defparam \multistageALU|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N2
fiftyfivenm_lcell_comb \multistageALU|Mux8~4 (
// Equation(s):
// \multistageALU|Mux8~4_combout  = (!\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [3])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [1])))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [1]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~4 .lut_mask = 16'h0A0C;
defparam \multistageALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
fiftyfivenm_lcell_comb \multistageALU|Mux8~5 (
// Equation(s):
// \multistageALU|Mux8~5_combout  = (\inputLogicModule|databus[0]~10_combout  & ((\inputLogicModule|databus[1]~13_combout  & (\multistageALU|A [4])) # (!\inputLogicModule|databus[1]~13_combout  & ((\multistageALU|A [2])))))

	.dataa(\multistageALU|A [4]),
	.datab(\multistageALU|A [2]),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~5 .lut_mask = 16'hA0C0;
defparam \multistageALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
fiftyfivenm_lcell_comb \multistageALU|Mux8~6 (
// Equation(s):
// \multistageALU|Mux8~6_combout  = (\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftRight0~4_combout )))) # (!\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|Mux8~4_combout ) # ((\multistageALU|Mux8~5_combout ))))

	.dataa(\multistageALU|Mux8~4_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|ShiftRight0~4_combout ),
	.datad(\multistageALU|Mux8~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~6 .lut_mask = 16'hF3E2;
defparam \multistageALU|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
fiftyfivenm_lcell_comb \multistageALU|Mux8~7 (
// Equation(s):
// \multistageALU|Mux8~7_combout  = (\multistageALU|Mux8~0_combout ) # ((\multistageALU|Mux8~6_combout  & \multistageALU|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\multistageALU|Mux8~0_combout ),
	.datac(\multistageALU|Mux8~6_combout ),
	.datad(\multistageALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~7 .lut_mask = 16'hFCCC;
defparam \multistageALU|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
fiftyfivenm_lcell_comb \multistageALU|Mux8~2 (
// Equation(s):
// \multistageALU|Mux8~2_combout  = (\inputLogicModule|databus[3]~19_combout  & (\multistageALU|A [9] & (!\multistageALU|ShiftLeft0~18_combout  & !\controllerModule|ALUcont[1]~2_combout )))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\multistageALU|ShiftLeft0~18_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~2 .lut_mask = 16'h0008;
defparam \multistageALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N6
fiftyfivenm_lcell_comb \multistageALU|Mux8~3 (
// Equation(s):
// \multistageALU|Mux8~3_combout  = (\multistageALU|Mux8~2_combout  & ((\controllerModule|ALUcont[0]~0_combout ) # (\multistageALU|ShiftLeft0~4_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\multistageALU|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(\multistageALU|Mux8~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~3 .lut_mask = 16'hEE00;
defparam \multistageALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N10
fiftyfivenm_lcell_comb \multistageALU|Mux8~8 (
// Equation(s):
// \multistageALU|Mux8~8_combout  = (!\controllerModule|ALUcont[0]~0_combout  & (\multistageALU|A [1] $ (\inputLogicModule|databus[1]~13_combout )))

	.dataa(gnd),
	.datab(\multistageALU|A [1]),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~8 .lut_mask = 16'h030C;
defparam \multistageALU|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
fiftyfivenm_lcell_comb \multistageALU|Mux8~11 (
// Equation(s):
// \multistageALU|Mux8~11_combout  = (\multistageALU|Mux8~8_combout ) # ((!\inputLogicModule|databus[2]~16_combout  & (\multistageALU|Mux8~10_combout  & \multistageALU|Mux8~9_combout )))

	.dataa(\multistageALU|Mux8~8_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|Mux8~10_combout ),
	.datad(\multistageALU|Mux8~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~11 .lut_mask = 16'hBAAA;
defparam \multistageALU|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
fiftyfivenm_lcell_comb \multistageALU|Mux8~12 (
// Equation(s):
// \multistageALU|Mux8~12_combout  = (\multistageALU|Mux8~7_combout ) # ((\multistageALU|Mux8~3_combout ) # ((\controllerModule|ALUcont[1]~2_combout  & \multistageALU|Mux8~11_combout )))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\multistageALU|Mux8~7_combout ),
	.datac(\multistageALU|Mux8~3_combout ),
	.datad(\multistageALU|Mux8~11_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~12 .lut_mask = 16'hFEFC;
defparam \multistageALU|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
fiftyfivenm_lcell_comb \multistageALU|Mux8~13 (
// Equation(s):
// \multistageALU|Mux8~13_combout  = (\multistageALU|Add0~10_combout  & ((\multistageALU|Mux8~1_combout ) # ((\controllerModule|ALUcont[2]~1_combout  & \multistageALU|Mux8~12_combout )))) # (!\multistageALU|Add0~10_combout  & 
// (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux8~12_combout ))))

	.dataa(\multistageALU|Add0~10_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\multistageALU|Mux8~1_combout ),
	.datad(\multistageALU|Mux8~12_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~13 .lut_mask = 16'hECA0;
defparam \multistageALU|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
fiftyfivenm_lcell_comb \multistageALU|Mux8~17 (
// Equation(s):
// \multistageALU|Mux8~17_combout  = (\controllerModule|ALUcont[3]~3_combout  & ((\multistageALU|Mux8~13_combout ))) # (!\controllerModule|ALUcont[3]~3_combout  & (\multistageALU|Mux8~16_combout ))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[3]~3_combout ),
	.datac(\multistageALU|Mux8~16_combout ),
	.datad(\multistageALU|Mux8~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~17 .lut_mask = 16'hFC30;
defparam \multistageALU|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \multistageALU|G[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux8~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[1] .is_wysiwyg = "true";
defparam \multistageALU|G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~11feeder (
// Equation(s):
// \registerFileModule|registers~11feeder_combout  = \inputLogicModule|databus[1]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[1]~13_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~11feeder .lut_mask = 16'hFF00;
defparam \registerFileModule|registers~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N1
dffeas \registerFileModule|registers~11 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\registerFileModule|registers~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~11 .is_wysiwyg = "true";
defparam \registerFileModule|registers~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N5
dffeas \registerFileModule|registers~31 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~31 .is_wysiwyg = "true";
defparam \registerFileModule|registers~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N27
dffeas \registerFileModule|registers~21 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~21 .is_wysiwyg = "true";
defparam \registerFileModule|registers~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \registerFileModule|registers~1 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~1 .is_wysiwyg = "true";
defparam \registerFileModule|registers~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~44 (
// Equation(s):
// \registerFileModule|registers~44_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~21_q ) # ((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~1_q  & 
// !\controllerModule|Rout[0]~8_combout ))))

	.dataa(\registerFileModule|registers~21_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~1_q ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~44 .lut_mask = 16'hCCB8;
defparam \registerFileModule|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
fiftyfivenm_lcell_comb \registerFileModule|registers~45 (
// Equation(s):
// \registerFileModule|registers~45_combout  = (\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~44_combout  & ((\registerFileModule|registers~31_q ))) # (!\registerFileModule|registers~44_combout  & (\registerFileModule|registers~11_q 
// )))) # (!\controllerModule|Rout[0]~8_combout  & (((\registerFileModule|registers~44_combout ))))

	.dataa(\registerFileModule|registers~11_q ),
	.datab(\controllerModule|Rout[0]~8_combout ),
	.datac(\registerFileModule|registers~31_q ),
	.datad(\registerFileModule|registers~44_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~45 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~11 (
// Equation(s):
// \inputLogicModule|databus[1]~11_combout  = (\multistageALU|G [1] & (((\registerFileModule|registers~45_combout ) # (!\controllerModule|ENR~4_combout )))) # (!\multistageALU|G [1] & (!\controllerModule|ENW~1_combout  & 
// ((\registerFileModule|registers~45_combout ) # (!\controllerModule|ENR~4_combout ))))

	.dataa(\multistageALU|G [1]),
	.datab(\controllerModule|ENW~1_combout ),
	.datac(\registerFileModule|registers~45_combout ),
	.datad(\controllerModule|ENR~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~11 .lut_mask = 16'hB0BB;
defparam \inputLogicModule|databus[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~13 (
// Equation(s):
// \inputLogicModule|databus[1]~13_combout  = ((\ramModule|data_out[1]~1_combout  & (\inputLogicModule|databus[1]~12_combout  & \inputLogicModule|databus[1]~11_combout ))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\inputLogicModule|databus[0]~7_combout ),
	.datab(\ramModule|data_out[1]~1_combout ),
	.datac(\inputLogicModule|databus[1]~12_combout ),
	.datad(\inputLogicModule|databus[1]~11_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~13 .lut_mask = 16'hD555;
defparam \inputLogicModule|databus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N31
dffeas \instructionRegister|Q[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[1] .is_wysiwyg = "true";
defparam \instructionRegister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
fiftyfivenm_lcell_comb \controllerModule|Equal8~0 (
// Equation(s):
// \controllerModule|Equal8~0_combout  = (\instructionRegister|Q [1]) # ((\instructionRegister|Q [0]) # ((!\instructionRegister|Q [3]) # (!\instructionRegister|Q [2])))

	.dataa(\instructionRegister|Q [1]),
	.datab(\instructionRegister|Q [0]),
	.datac(\instructionRegister|Q [2]),
	.datad(\instructionRegister|Q [3]),
	.cin(gnd),
	.combout(\controllerModule|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Equal8~0 .lut_mask = 16'hEFFF;
defparam \controllerModule|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
fiftyfivenm_lcell_comb \controllerModule|ENW~3 (
// Equation(s):
// \controllerModule|ENW~3_combout  = (\countermodule|CNT [0] & ((\countermodule|CNT [1] & (\controllerModule|ENW~1_combout )) # (!\countermodule|CNT [1] & ((\controllerModule|ENW~2_combout )))))

	.dataa(\countermodule|CNT [1]),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|ENW~1_combout ),
	.datad(\controllerModule|ENW~2_combout ),
	.cin(gnd),
	.combout(\controllerModule|ENW~3_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENW~3 .lut_mask = 16'hC480;
defparam \controllerModule|ENW~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
fiftyfivenm_lcell_comb \controllerModule|ENW~4 (
// Equation(s):
// \controllerModule|ENW~4_combout  = (\controllerModule|ENW~3_combout ) # ((!\controllerModule|Equal8~0_combout  & (\controllerModule|ENW~0_combout  & !\countermodule|CNT [0])))

	.dataa(\controllerModule|Equal8~0_combout ),
	.datab(\controllerModule|ENW~0_combout ),
	.datac(\controllerModule|ENW~3_combout ),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\controllerModule|ENW~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENW~4 .lut_mask = 16'hF0F4;
defparam \controllerModule|ENW~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~80 (
// Equation(s):
// \registerFileModule|registers~80_combout  = (\controllerModule|ENW~4_combout  & (!\instructionRegister|Q [6] & (\instructionRegister|Q [7] & \controllerModule|Rin[1]~5_combout )))

	.dataa(\controllerModule|ENW~4_combout ),
	.datab(\instructionRegister|Q [6]),
	.datac(\instructionRegister|Q [7]),
	.datad(\controllerModule|Rin[1]~5_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~80_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~80 .lut_mask = 16'h2000;
defparam \registerFileModule|registers~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \registerFileModule|registers~20 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~20 .is_wysiwyg = "true";
defparam \registerFileModule|registers~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N31
dffeas \registerFileModule|registers~30 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~30 .is_wysiwyg = "true";
defparam \registerFileModule|registers~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \registerFileModule|registers~10 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~10 .is_wysiwyg = "true";
defparam \registerFileModule|registers~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N29
dffeas \registerFileModule|registers~0 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~0 .is_wysiwyg = "true";
defparam \registerFileModule|registers~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
fiftyfivenm_lcell_comb \registerFileModule|registers~40 (
// Equation(s):
// \registerFileModule|registers~40_combout  = (\controllerModule|Rout[1]~7_combout  & (((\controllerModule|Rout[0]~8_combout )))) # (!\controllerModule|Rout[1]~7_combout  & ((\controllerModule|Rout[0]~8_combout  & (\registerFileModule|registers~10_q )) # 
// (!\controllerModule|Rout[0]~8_combout  & ((\registerFileModule|registers~0_q )))))

	.dataa(\registerFileModule|registers~10_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~0_q ),
	.datad(\controllerModule|Rout[0]~8_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~40 .lut_mask = 16'hEE30;
defparam \registerFileModule|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
fiftyfivenm_lcell_comb \registerFileModule|registers~41 (
// Equation(s):
// \registerFileModule|registers~41_combout  = (\controllerModule|Rout[1]~7_combout  & ((\registerFileModule|registers~40_combout  & ((\registerFileModule|registers~30_q ))) # (!\registerFileModule|registers~40_combout  & (\registerFileModule|registers~20_q 
// )))) # (!\controllerModule|Rout[1]~7_combout  & (((\registerFileModule|registers~40_combout ))))

	.dataa(\registerFileModule|registers~20_q ),
	.datab(\controllerModule|Rout[1]~7_combout ),
	.datac(\registerFileModule|registers~30_q ),
	.datad(\registerFileModule|registers~40_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~41 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N18
fiftyfivenm_lcell_comb \multistageALU|Mux9~0 (
// Equation(s):
// \multistageALU|Mux9~0_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # (\multistageALU|A [0] $ 
// (\controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|A [0]),
	.datad(\controllerModule|ALUcont[0]~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~0 .lut_mask = 16'h23FE;
defparam \multistageALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
fiftyfivenm_lcell_comb \multistageALU|Mux9~1 (
// Equation(s):
// \multistageALU|Mux9~1_combout  = (\controllerModule|ALUcont[2]~1_combout  & (((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|A [0])) # (!\controllerModule|ALUcont[1]~2_combout ))) # (!\controllerModule|ALUcont[2]~1_combout  & 
// (\controllerModule|ALUcont[1]~2_combout  $ (((\controllerModule|ALUcont[0]~0_combout  & \multistageALU|A [0])))))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|A [0]),
	.cin(gnd),
	.combout(\multistageALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~1 .lut_mask = 16'h9E3C;
defparam \multistageALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N4
fiftyfivenm_lcell_comb \multistageALU|Mux9~2 (
// Equation(s):
// \multistageALU|Mux9~2_combout  = (\multistageALU|Mux9~0_combout  & ((\multistageALU|Mux9~1_combout  & ((\multistageALU|Add0~5_combout ))) # (!\multistageALU|Mux9~1_combout  & (\inputLogicModule|databus[0]~10_combout )))) # (!\multistageALU|Mux9~0_combout  
// & (((\multistageALU|Mux9~1_combout ))))

	.dataa(\inputLogicModule|databus[0]~10_combout ),
	.datab(\multistageALU|Mux9~0_combout ),
	.datac(\multistageALU|Add0~5_combout ),
	.datad(\multistageALU|Mux9~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~2 .lut_mask = 16'hF388;
defparam \multistageALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N30
fiftyfivenm_lcell_comb \multistageALU|Mux9~7 (
// Equation(s):
// \multistageALU|Mux9~7_combout  = (\controllerModule|ALUcont[0]~0_combout  & ((\multistageALU|ShiftLeft0~4_combout  & (\multistageALU|A [8])) # (!\multistageALU|ShiftLeft0~4_combout  & ((\multistageALU|A [9])))))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\multistageALU|A [8]),
	.datac(\multistageALU|A [9]),
	.datad(\multistageALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~7 .lut_mask = 16'h88A0;
defparam \multistageALU|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N14
fiftyfivenm_lcell_comb \multistageALU|Mux9~6 (
// Equation(s):
// \multistageALU|Mux9~6_combout  = (!\controllerModule|ALUcont[0]~0_combout  & (!\inputLogicModule|databus[1]~13_combout  & (\multistageALU|ShiftRight1~0_combout  & !\inputLogicModule|databus[2]~16_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[1]~13_combout ),
	.datac(\multistageALU|ShiftRight1~0_combout ),
	.datad(\inputLogicModule|databus[2]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~6 .lut_mask = 16'h0010;
defparam \multistageALU|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
fiftyfivenm_lcell_comb \multistageALU|Mux9~4 (
// Equation(s):
// \multistageALU|Mux9~4_combout  = (\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [3])) # (!\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [2])))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [2]),
	.datac(\inputLogicModule|databus[1]~13_combout ),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~4 .lut_mask = 16'hA0C0;
defparam \multistageALU|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N2
fiftyfivenm_lcell_comb \multistageALU|Mux9~3 (
// Equation(s):
// \multistageALU|Mux9~3_combout  = (!\inputLogicModule|databus[1]~13_combout  & ((\inputLogicModule|databus[0]~10_combout  & (\multistageALU|A [1])) # (!\inputLogicModule|databus[0]~10_combout  & ((\multistageALU|A [0])))))

	.dataa(\multistageALU|A [1]),
	.datab(\inputLogicModule|databus[1]~13_combout ),
	.datac(\inputLogicModule|databus[0]~10_combout ),
	.datad(\multistageALU|A [0]),
	.cin(gnd),
	.combout(\multistageALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~3 .lut_mask = 16'h2320;
defparam \multistageALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N0
fiftyfivenm_lcell_comb \multistageALU|Mux9~5 (
// Equation(s):
// \multistageALU|Mux9~5_combout  = (\inputLogicModule|databus[2]~16_combout  & (((\multistageALU|ShiftRight0~2_combout )))) # (!\inputLogicModule|databus[2]~16_combout  & ((\multistageALU|Mux9~4_combout ) # ((\multistageALU|Mux9~3_combout ))))

	.dataa(\multistageALU|Mux9~4_combout ),
	.datab(\inputLogicModule|databus[2]~16_combout ),
	.datac(\multistageALU|ShiftRight0~2_combout ),
	.datad(\multistageALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~5 .lut_mask = 16'hF3E2;
defparam \multistageALU|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N28
fiftyfivenm_lcell_comb \multistageALU|Mux9~8 (
// Equation(s):
// \multistageALU|Mux9~8_combout  = (\inputLogicModule|databus[3]~19_combout  & ((\multistageALU|Mux9~7_combout ) # ((\multistageALU|Mux9~6_combout )))) # (!\inputLogicModule|databus[3]~19_combout  & (((\multistageALU|Mux9~5_combout ))))

	.dataa(\multistageALU|Mux9~7_combout ),
	.datab(\inputLogicModule|databus[3]~19_combout ),
	.datac(\multistageALU|Mux9~6_combout ),
	.datad(\multistageALU|Mux9~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~8 .lut_mask = 16'hFBC8;
defparam \multistageALU|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
fiftyfivenm_lcell_comb \multistageALU|Mux9~9 (
// Equation(s):
// \multistageALU|Mux9~9_combout  = (!\multistageALU|ShiftLeft0~18_combout  & (\controllerModule|ALUcont[2]~1_combout  & (!\controllerModule|ALUcont[1]~2_combout  & \multistageALU|Mux9~8_combout )))

	.dataa(\multistageALU|ShiftLeft0~18_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|Mux9~8_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~9 .lut_mask = 16'h0400;
defparam \multistageALU|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
fiftyfivenm_lcell_comb \multistageALU|Mux9~10 (
// Equation(s):
// \multistageALU|Mux9~10_combout  = (!\controllerModule|ALUcont[0]~0_combout  & (\multistageALU|A [0] $ (\inputLogicModule|databus[0]~10_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(gnd),
	.datac(\multistageALU|A [0]),
	.datad(\inputLogicModule|databus[0]~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~10 .lut_mask = 16'h0550;
defparam \multistageALU|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N24
fiftyfivenm_lcell_comb \multistageALU|Mux9~11 (
// Equation(s):
// \multistageALU|Mux9~11_combout  = (!\inputLogicModule|databus[3]~19_combout  & (\multistageALU|ShiftLeft0~4_combout  & (\multistageALU|A [0] & \multistageALU|Mux7~0_combout )))

	.dataa(\inputLogicModule|databus[3]~19_combout ),
	.datab(\multistageALU|ShiftLeft0~4_combout ),
	.datac(\multistageALU|A [0]),
	.datad(\multistageALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~11 .lut_mask = 16'h4000;
defparam \multistageALU|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N10
fiftyfivenm_lcell_comb \multistageALU|Mux9~12 (
// Equation(s):
// \multistageALU|Mux9~12_combout  = (\controllerModule|ALUcont[2]~1_combout  & ((\multistageALU|Mux9~10_combout ) # ((\multistageALU|Mux9~11_combout )))) # (!\controllerModule|ALUcont[2]~1_combout  & (((\multistageALU|Add0~5_combout ))))

	.dataa(\controllerModule|ALUcont[2]~1_combout ),
	.datab(\multistageALU|Mux9~10_combout ),
	.datac(\multistageALU|Add0~5_combout ),
	.datad(\multistageALU|Mux9~11_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~12 .lut_mask = 16'hFAD8;
defparam \multistageALU|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N16
fiftyfivenm_lcell_comb \multistageALU|Mux9~13 (
// Equation(s):
// \multistageALU|Mux9~13_combout  = (\multistageALU|Mux8~0_combout  & ((\controllerModule|ALUcont[2]~1_combout ) # ((\controllerModule|ALUcont[1]~2_combout  & \multistageALU|Mux9~12_combout )))) # (!\multistageALU|Mux8~0_combout  & 
// (((\controllerModule|ALUcont[1]~2_combout  & \multistageALU|Mux9~12_combout ))))

	.dataa(\multistageALU|Mux8~0_combout ),
	.datab(\controllerModule|ALUcont[2]~1_combout ),
	.datac(\controllerModule|ALUcont[1]~2_combout ),
	.datad(\multistageALU|Mux9~12_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~13 .lut_mask = 16'hF888;
defparam \multistageALU|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N12
fiftyfivenm_lcell_comb \multistageALU|Mux9~14 (
// Equation(s):
// \multistageALU|Mux9~14_combout  = (\controllerModule|ALUcont[3]~3_combout  & (((\multistageALU|Mux9~9_combout ) # (\multistageALU|Mux9~13_combout )))) # (!\controllerModule|ALUcont[3]~3_combout  & (\multistageALU|Mux9~2_combout ))

	.dataa(\controllerModule|ALUcont[3]~3_combout ),
	.datab(\multistageALU|Mux9~2_combout ),
	.datac(\multistageALU|Mux9~9_combout ),
	.datad(\multistageALU|Mux9~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~14 .lut_mask = 16'hEEE4;
defparam \multistageALU|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N13
dffeas \multistageALU|G[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux9~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[0] .is_wysiwyg = "true";
defparam \multistageALU|G[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \ramModule|memory_array_rtl_0_bypass[21] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramModule|memory_array_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ramModule|memory_array_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \ramModule|memory_array_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
fiftyfivenm_lcell_comb \ramModule|data_out[0]~0 (
// Equation(s):
// \ramModule|data_out[0]~0_combout  = ((\ramModule|memory_array~6_combout  & (\ramModule|memory_array_rtl_0_bypass [21])) # (!\ramModule|memory_array~6_combout  & ((\ramModule|memory_array_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # 
// (!\controllerModule|RAM_read_from_RAM~4_combout )

	.dataa(\controllerModule|RAM_read_from_RAM~4_combout ),
	.datab(\ramModule|memory_array~6_combout ),
	.datac(\ramModule|memory_array_rtl_0_bypass [21]),
	.datad(\ramModule|memory_array_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ramModule|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramModule|data_out[0]~0 .lut_mask = 16'hF7D5;
defparam \ramModule|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~9 (
// Equation(s):
// \inputLogicModule|databus[0]~9_combout  = (\inputLogicModule|databus[0]~8_combout  & (\ramModule|data_out[0]~0_combout  & ((\multistageALU|G [0]) # (!\controllerModule|ENW~1_combout ))))

	.dataa(\multistageALU|G [0]),
	.datab(\controllerModule|ENW~1_combout ),
	.datac(\inputLogicModule|databus[0]~8_combout ),
	.datad(\ramModule|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~9 .lut_mask = 16'hB000;
defparam \inputLogicModule|databus[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~10 (
// Equation(s):
// \inputLogicModule|databus[0]~10_combout  = ((\inputLogicModule|databus[0]~9_combout  & ((\registerFileModule|registers~41_combout ) # (!\controllerModule|ENR~4_combout )))) # (!\inputLogicModule|databus[0]~7_combout )

	.dataa(\registerFileModule|registers~41_combout ),
	.datab(\inputLogicModule|databus[0]~7_combout ),
	.datac(\inputLogicModule|databus[0]~9_combout ),
	.datad(\controllerModule|ENR~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~10 .lut_mask = 16'hB3F3;
defparam \inputLogicModule|databus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N21
dffeas \instructionRegister|Q[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[0] .is_wysiwyg = "true";
defparam \instructionRegister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~8 (
// Equation(s):
// \inputLogicModule|databus[0]~8_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\instructionRegister|Q [0]) # ((!\controllerModule|IMM[9]~4_combout )))) # (!\Raw_Data_From_Switches[0]~input_o  & (!\controllerModule|Ext~0_combout  & 
// ((\instructionRegister|Q [0]) # (!\controllerModule|IMM[9]~4_combout ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\instructionRegister|Q [0]),
	.datac(\controllerModule|Ext~0_combout ),
	.datad(\controllerModule|IMM[9]~4_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~8 .lut_mask = 16'h8CAF;
defparam \inputLogicModule|databus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~26 (
// Equation(s):
// \inputLogicModule|databus[0]~26_combout  = (\registerFileModule|registers~41_combout  & (((\multistageALU|G [0]) # (!\controllerModule|ENW~1_combout )))) # (!\registerFileModule|registers~41_combout  & (!\controllerModule|ENR~4_combout  & 
// ((\multistageALU|G [0]) # (!\controllerModule|ENW~1_combout ))))

	.dataa(\registerFileModule|registers~41_combout ),
	.datab(\controllerModule|ENR~4_combout ),
	.datac(\multistageALU|G [0]),
	.datad(\controllerModule|ENW~1_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~26 .lut_mask = 16'hB0BB;
defparam \inputLogicModule|databus[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~27 (
// Equation(s):
// \inputLogicModule|databus[0]~27_combout  = (\inputLogicModule|databus[0]~8_combout  & (\inputLogicModule|databus[0]~26_combout  & \ramModule|data_out[0]~0_combout ))

	.dataa(\inputLogicModule|databus[0]~8_combout ),
	.datab(\inputLogicModule|databus[0]~26_combout ),
	.datac(gnd),
	.datad(\ramModule|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~27 .lut_mask = 16'h8800;
defparam \inputLogicModule|databus[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~28 (
// Equation(s):
// \inputLogicModule|databus[1]~28_combout  = (\inputLogicModule|databus[1]~11_combout  & (\ramModule|data_out[1]~1_combout  & \inputLogicModule|databus[1]~12_combout ))

	.dataa(\inputLogicModule|databus[1]~11_combout ),
	.datab(\ramModule|data_out[1]~1_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[1]~12_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~28 .lut_mask = 16'h8800;
defparam \inputLogicModule|databus[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~29 (
// Equation(s):
// \inputLogicModule|databus[2]~29_combout  = (\ramModule|data_out[2]~2_combout  & (\inputLogicModule|databus[2]~15_combout  & \inputLogicModule|databus[2]~14_combout ))

	.dataa(\ramModule|data_out[2]~2_combout ),
	.datab(\inputLogicModule|databus[2]~15_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[2]~14_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~29 .lut_mask = 16'h8800;
defparam \inputLogicModule|databus[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~30 (
// Equation(s):
// \inputLogicModule|databus[3]~30_combout  = (\inputLogicModule|databus[3]~18_combout  & (\ramModule|data_out[3]~3_combout  & \inputLogicModule|databus[3]~17_combout ))

	.dataa(\inputLogicModule|databus[3]~18_combout ),
	.datab(gnd),
	.datac(\ramModule|data_out[3]~3_combout ),
	.datad(\inputLogicModule|databus[3]~17_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~30 .lut_mask = 16'hA000;
defparam \inputLogicModule|databus[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~31 (
// Equation(s):
// \inputLogicModule|databus[4]~31_combout  = (\ramModule|data_out[4]~4_combout  & (\inputLogicModule|databus[4]~20_combout  & \inputLogicModule|databus[4]~21_combout ))

	.dataa(\ramModule|data_out[4]~4_combout ),
	.datab(\inputLogicModule|databus[4]~20_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[4]~21_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~31 .lut_mask = 16'h8800;
defparam \inputLogicModule|databus[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~32 (
// Equation(s):
// \inputLogicModule|databus[5]~32_combout  = (\inputLogicModule|databus[5]~24_combout  & (\ramModule|data_out[5]~5_combout  & \inputLogicModule|databus[5]~23_combout ))

	.dataa(\inputLogicModule|databus[5]~24_combout ),
	.datab(gnd),
	.datac(\ramModule|data_out[5]~5_combout ),
	.datad(\inputLogicModule|databus[5]~23_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~32 .lut_mask = 16'hA000;
defparam \inputLogicModule|databus[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~17 (
// Equation(s):
// \controllerModule|IMM[6]~17_combout  = (\controllerModule|IMM[6]~6_combout  & (\controllerModule|IMM[6]~5_combout  & \ramModule|data_out[6]~6_combout ))

	.dataa(\controllerModule|IMM[6]~6_combout ),
	.datab(\controllerModule|IMM[6]~5_combout ),
	.datac(gnd),
	.datad(\ramModule|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~17 .lut_mask = 16'h8800;
defparam \controllerModule|IMM[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~18 (
// Equation(s):
// \controllerModule|IMM[7]~18_combout  = (\controllerModule|IMM[7]~8_combout  & (\controllerModule|IMM[7]~9_combout  & \ramModule|data_out[7]~7_combout ))

	.dataa(\controllerModule|IMM[7]~8_combout ),
	.datab(\controllerModule|IMM[7]~9_combout ),
	.datac(gnd),
	.datad(\ramModule|data_out[7]~7_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~18 .lut_mask = 16'h8800;
defparam \controllerModule|IMM[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~19 (
// Equation(s):
// \controllerModule|IMM[8]~19_combout  = (\controllerModule|IMM[8]~12_combout  & (\controllerModule|IMM[8]~11_combout  & \ramModule|data_out[8]~8_combout ))

	.dataa(\controllerModule|IMM[8]~12_combout ),
	.datab(\controllerModule|IMM[8]~11_combout ),
	.datac(gnd),
	.datad(\ramModule|data_out[8]~8_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~19 .lut_mask = 16'h8800;
defparam \controllerModule|IMM[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~20 (
// Equation(s):
// \controllerModule|IMM[9]~20_combout  = (\ramModule|data_out[9]~9_combout  & (\controllerModule|IMM[9]~14_combout  & \controllerModule|IMM[9]~15_combout ))

	.dataa(\ramModule|data_out[9]~9_combout ),
	.datab(\controllerModule|IMM[9]~14_combout ),
	.datac(gnd),
	.datad(\controllerModule|IMM[9]~15_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~20 .lut_mask = 16'h8800;
defparam \controllerModule|IMM[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
fiftyfivenm_lcell_comb \registerFileModule|registers~54 (
// Equation(s):
// \registerFileModule|registers~54_combout  = (\Raw_Data_From_Switches[1]~input_o  & (((\registerFileModule|registers~23_q ) # (\Raw_Data_From_Switches[0]~input_o )))) # (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~3_q  & 
// ((!\Raw_Data_From_Switches[0]~input_o ))))

	.dataa(\registerFileModule|registers~3_q ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~23_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~54 .lut_mask = 16'hCCE2;
defparam \registerFileModule|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~55 (
// Equation(s):
// \registerFileModule|registers~55_combout  = (\registerFileModule|registers~54_combout  & (((\registerFileModule|registers~33_q ) # (!\Raw_Data_From_Switches[0]~input_o )))) # (!\registerFileModule|registers~54_combout  & 
// (\registerFileModule|registers~13_q  & ((\Raw_Data_From_Switches[0]~input_o ))))

	.dataa(\registerFileModule|registers~54_combout ),
	.datab(\registerFileModule|registers~13_q ),
	.datac(\registerFileModule|registers~33_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~55 .lut_mask = 16'hE4AA;
defparam \registerFileModule|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Peek_Button~input (
	.i(Peek_Button),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Peek_Button~input_o ));
// synopsys translate_off
defparam \Peek_Button~input .bus_hold = "false";
defparam \Peek_Button~input .listen_to_nsleep_signal = "false";
defparam \Peek_Button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[0]~16 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[0]~16_combout  = \inputLogicModule|peek_debouncer|COUNT [0] $ (VCC)
// \inputLogicModule|peek_debouncer|COUNT[0]~17  = CARRY(\inputLogicModule|peek_debouncer|COUNT [0])

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|COUNT[0]~16_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[0]~17 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[0]~16 .lut_mask = 16'h33CC;
defparam \inputLogicModule|peek_debouncer|COUNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|t_r (
// Equation(s):
// \inputLogicModule|peek_debouncer|t_r~combout  = (\inputLogicModule|peek_debouncer|A~q  $ (!\Peek_Button~input_o )) # (!\inputLogicModule|peek_debouncer|LessThan0~3_combout )

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(gnd),
	.datac(\Peek_Button~input_o ),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|t_r~combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|t_r .lut_mask = 16'hA5FF;
defparam \inputLogicModule|peek_debouncer|t_r .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N1
dffeas \inputLogicModule|peek_debouncer|COUNT[0] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[0] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[1]~18 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[1]~18_combout  = (\inputLogicModule|peek_debouncer|COUNT [1] & (!\inputLogicModule|peek_debouncer|COUNT[0]~17 )) # (!\inputLogicModule|peek_debouncer|COUNT [1] & ((\inputLogicModule|peek_debouncer|COUNT[0]~17 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[1]~19  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[0]~17 ) # (!\inputLogicModule|peek_debouncer|COUNT [1]))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[0]~17 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[1]~18_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[1]~19 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[1]~18 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|peek_debouncer|COUNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N3
dffeas \inputLogicModule|peek_debouncer|COUNT[1] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[1] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[2]~20 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[2]~20_combout  = (\inputLogicModule|peek_debouncer|COUNT [2] & (\inputLogicModule|peek_debouncer|COUNT[1]~19  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [2] & (!\inputLogicModule|peek_debouncer|COUNT[1]~19  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[2]~21  = CARRY((\inputLogicModule|peek_debouncer|COUNT [2] & !\inputLogicModule|peek_debouncer|COUNT[1]~19 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[1]~19 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[2]~20_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[2]~21 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[2]~20 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \inputLogicModule|peek_debouncer|COUNT[2] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[2] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[3]~22 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[3]~22_combout  = (\inputLogicModule|peek_debouncer|COUNT [3] & (!\inputLogicModule|peek_debouncer|COUNT[2]~21 )) # (!\inputLogicModule|peek_debouncer|COUNT [3] & ((\inputLogicModule|peek_debouncer|COUNT[2]~21 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[3]~23  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[2]~21 ) # (!\inputLogicModule|peek_debouncer|COUNT [3]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[2]~21 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[3]~22_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[3]~23 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[3]~22 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \inputLogicModule|peek_debouncer|COUNT[3] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[3] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[4]~24 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[4]~24_combout  = (\inputLogicModule|peek_debouncer|COUNT [4] & (\inputLogicModule|peek_debouncer|COUNT[3]~23  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [4] & (!\inputLogicModule|peek_debouncer|COUNT[3]~23  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[4]~25  = CARRY((\inputLogicModule|peek_debouncer|COUNT [4] & !\inputLogicModule|peek_debouncer|COUNT[3]~23 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[3]~23 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[4]~24_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[4]~25 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[4]~24 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N9
dffeas \inputLogicModule|peek_debouncer|COUNT[4] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[4] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[5]~26 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[5]~26_combout  = (\inputLogicModule|peek_debouncer|COUNT [5] & (!\inputLogicModule|peek_debouncer|COUNT[4]~25 )) # (!\inputLogicModule|peek_debouncer|COUNT [5] & ((\inputLogicModule|peek_debouncer|COUNT[4]~25 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[5]~27  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[4]~25 ) # (!\inputLogicModule|peek_debouncer|COUNT [5]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[4]~25 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[5]~26_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[5]~27 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[5]~26 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N11
dffeas \inputLogicModule|peek_debouncer|COUNT[5] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[5] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[6]~28 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[6]~28_combout  = (\inputLogicModule|peek_debouncer|COUNT [6] & (\inputLogicModule|peek_debouncer|COUNT[5]~27  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [6] & (!\inputLogicModule|peek_debouncer|COUNT[5]~27  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[6]~29  = CARRY((\inputLogicModule|peek_debouncer|COUNT [6] & !\inputLogicModule|peek_debouncer|COUNT[5]~27 ))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[5]~27 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[6]~28_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[6]~29 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[6]~28 .lut_mask = 16'hA50A;
defparam \inputLogicModule|peek_debouncer|COUNT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y46_N3
dffeas \inputLogicModule|peek_debouncer|COUNT[6] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[6]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[6] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[7]~30 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[7]~30_combout  = (\inputLogicModule|peek_debouncer|COUNT [7] & (!\inputLogicModule|peek_debouncer|COUNT[6]~29 )) # (!\inputLogicModule|peek_debouncer|COUNT [7] & ((\inputLogicModule|peek_debouncer|COUNT[6]~29 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[7]~31  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[6]~29 ) # (!\inputLogicModule|peek_debouncer|COUNT [7]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[6]~29 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[7]~30_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[7]~31 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[7]~30 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y46_N21
dffeas \inputLogicModule|peek_debouncer|COUNT[7] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[7]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[7] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[8]~32 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[8]~32_combout  = (\inputLogicModule|peek_debouncer|COUNT [8] & (\inputLogicModule|peek_debouncer|COUNT[7]~31  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [8] & (!\inputLogicModule|peek_debouncer|COUNT[7]~31  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[8]~33  = CARRY((\inputLogicModule|peek_debouncer|COUNT [8] & !\inputLogicModule|peek_debouncer|COUNT[7]~31 ))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[7]~31 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[8]~32_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[8]~33 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[8]~32 .lut_mask = 16'hA50A;
defparam \inputLogicModule|peek_debouncer|COUNT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y46_N31
dffeas \inputLogicModule|peek_debouncer|COUNT[8] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[8] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[9]~34 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[9]~34_combout  = (\inputLogicModule|peek_debouncer|COUNT [9] & (!\inputLogicModule|peek_debouncer|COUNT[8]~33 )) # (!\inputLogicModule|peek_debouncer|COUNT [9] & ((\inputLogicModule|peek_debouncer|COUNT[8]~33 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[9]~35  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[8]~33 ) # (!\inputLogicModule|peek_debouncer|COUNT [9]))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[8]~33 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[9]~34_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[9]~35 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[9]~34 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|peek_debouncer|COUNT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y46_N29
dffeas \inputLogicModule|peek_debouncer|COUNT[9] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[9]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[9] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[10]~36 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[10]~36_combout  = (\inputLogicModule|peek_debouncer|COUNT [10] & (\inputLogicModule|peek_debouncer|COUNT[9]~35  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [10] & 
// (!\inputLogicModule|peek_debouncer|COUNT[9]~35  & VCC))
// \inputLogicModule|peek_debouncer|COUNT[10]~37  = CARRY((\inputLogicModule|peek_debouncer|COUNT [10] & !\inputLogicModule|peek_debouncer|COUNT[9]~35 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[9]~35 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[10]~36_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[10]~37 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[10]~36 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \inputLogicModule|peek_debouncer|COUNT[10] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[10] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[11]~38 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[11]~38_combout  = (\inputLogicModule|peek_debouncer|COUNT [11] & (!\inputLogicModule|peek_debouncer|COUNT[10]~37 )) # (!\inputLogicModule|peek_debouncer|COUNT [11] & ((\inputLogicModule|peek_debouncer|COUNT[10]~37 ) 
// # (GND)))
// \inputLogicModule|peek_debouncer|COUNT[11]~39  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[10]~37 ) # (!\inputLogicModule|peek_debouncer|COUNT [11]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[10]~37 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[11]~38_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[11]~39 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[11]~38 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N23
dffeas \inputLogicModule|peek_debouncer|COUNT[11] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[11] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[12]~40 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[12]~40_combout  = (\inputLogicModule|peek_debouncer|COUNT [12] & (\inputLogicModule|peek_debouncer|COUNT[11]~39  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [12] & 
// (!\inputLogicModule|peek_debouncer|COUNT[11]~39  & VCC))
// \inputLogicModule|peek_debouncer|COUNT[12]~41  = CARRY((\inputLogicModule|peek_debouncer|COUNT [12] & !\inputLogicModule|peek_debouncer|COUNT[11]~39 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[11]~39 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[12]~40_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[12]~41 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[12]~40 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y46_N13
dffeas \inputLogicModule|peek_debouncer|COUNT[12] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[12]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[12] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[13]~42 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[13]~42_combout  = (\inputLogicModule|peek_debouncer|COUNT [13] & (!\inputLogicModule|peek_debouncer|COUNT[12]~41 )) # (!\inputLogicModule|peek_debouncer|COUNT [13] & ((\inputLogicModule|peek_debouncer|COUNT[12]~41 ) 
// # (GND)))
// \inputLogicModule|peek_debouncer|COUNT[13]~43  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[12]~41 ) # (!\inputLogicModule|peek_debouncer|COUNT [13]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[12]~41 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[13]~42_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[13]~43 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[13]~42 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N27
dffeas \inputLogicModule|peek_debouncer|COUNT[13] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[13] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[14]~44 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[14]~44_combout  = (\inputLogicModule|peek_debouncer|COUNT [14] & (\inputLogicModule|peek_debouncer|COUNT[13]~43  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [14] & 
// (!\inputLogicModule|peek_debouncer|COUNT[13]~43  & VCC))
// \inputLogicModule|peek_debouncer|COUNT[14]~45  = CARRY((\inputLogicModule|peek_debouncer|COUNT [14] & !\inputLogicModule|peek_debouncer|COUNT[13]~43 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[13]~43 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[14]~44_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[14]~45 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[14]~44 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \inputLogicModule|peek_debouncer|COUNT[14] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[14] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[15]~46 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[15]~46_combout  = \inputLogicModule|peek_debouncer|COUNT [15] $ (\inputLogicModule|peek_debouncer|COUNT[14]~45 )

	.dataa(\inputLogicModule|peek_debouncer|COUNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inputLogicModule|peek_debouncer|COUNT[14]~45 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[15]~46 .lut_mask = 16'h5A5A;
defparam \inputLogicModule|peek_debouncer|COUNT[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N31
dffeas \inputLogicModule|peek_debouncer|COUNT[15] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[15] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N26
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~1 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~1_combout  = (!\inputLogicModule|peek_debouncer|COUNT [7] & (((!\inputLogicModule|peek_debouncer|COUNT [4] & !\inputLogicModule|peek_debouncer|COUNT [5])) # (!\inputLogicModule|peek_debouncer|COUNT [6])))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [4]),
	.datab(\inputLogicModule|peek_debouncer|COUNT [7]),
	.datac(\inputLogicModule|peek_debouncer|COUNT [6]),
	.datad(\inputLogicModule|peek_debouncer|COUNT [5]),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~1 .lut_mask = 16'h0313;
defparam \inputLogicModule|peek_debouncer|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N0
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~0 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~0_combout  = (!\inputLogicModule|peek_debouncer|COUNT [12] & (!\inputLogicModule|peek_debouncer|COUNT [10] & (!\inputLogicModule|peek_debouncer|COUNT [13] & !\inputLogicModule|peek_debouncer|COUNT [11])))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [12]),
	.datab(\inputLogicModule|peek_debouncer|COUNT [10]),
	.datac(\inputLogicModule|peek_debouncer|COUNT [13]),
	.datad(\inputLogicModule|peek_debouncer|COUNT [11]),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~0 .lut_mask = 16'h0001;
defparam \inputLogicModule|peek_debouncer|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~2 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~2_combout  = (\inputLogicModule|peek_debouncer|LessThan0~0_combout  & (((\inputLogicModule|peek_debouncer|LessThan0~1_combout ) # (!\inputLogicModule|peek_debouncer|COUNT [9])) # 
// (!\inputLogicModule|peek_debouncer|COUNT [8])))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [8]),
	.datab(\inputLogicModule|peek_debouncer|COUNT [9]),
	.datac(\inputLogicModule|peek_debouncer|LessThan0~1_combout ),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~2 .lut_mask = 16'hF700;
defparam \inputLogicModule|peek_debouncer|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~3 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~3_combout  = ((\inputLogicModule|peek_debouncer|LessThan0~2_combout ) # (!\inputLogicModule|peek_debouncer|COUNT [14])) # (!\inputLogicModule|peek_debouncer|COUNT [15])

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [15]),
	.datac(\inputLogicModule|peek_debouncer|COUNT [14]),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~3 .lut_mask = 16'hFF3F;
defparam \inputLogicModule|peek_debouncer|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|A~0 (
// Equation(s):
// \inputLogicModule|peek_debouncer|A~0_combout  = (\inputLogicModule|peek_debouncer|LessThan0~3_combout  & ((\inputLogicModule|peek_debouncer|A~q ))) # (!\inputLogicModule|peek_debouncer|LessThan0~3_combout  & (\Peek_Button~input_o ))

	.dataa(\Peek_Button~input_o ),
	.datab(gnd),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|A~0 .lut_mask = 16'hF0AA;
defparam \inputLogicModule|peek_debouncer|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N23
dffeas \inputLogicModule|peek_debouncer|A (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|A .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~3 (
// Equation(s):
// \outputLogicModule|hex_value~3_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\inputLogicModule|databus[3]~19_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~55_combout )))

	.dataa(gnd),
	.datab(\inputLogicModule|databus[3]~19_combout ),
	.datac(\registerFileModule|registers~55_combout ),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~3_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~3 .lut_mask = 16'hCCF0;
defparam \outputLogicModule|hex_value~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
fiftyfivenm_lcell_comb \registerFileModule|registers~46 (
// Equation(s):
// \registerFileModule|registers~46_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~21_q ))) # 
// (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~1_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~1_q ),
	.datac(\registerFileModule|registers~21_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~46 .lut_mask = 16'hFA44;
defparam \registerFileModule|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~47 (
// Equation(s):
// \registerFileModule|registers~47_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~46_combout  & ((\registerFileModule|registers~31_q ))) # (!\registerFileModule|registers~46_combout  & (\registerFileModule|registers~11_q 
// )))) # (!\Raw_Data_From_Switches[0]~input_o  & (((\registerFileModule|registers~46_combout ))))

	.dataa(\registerFileModule|registers~11_q ),
	.datab(\registerFileModule|registers~31_q ),
	.datac(\Raw_Data_From_Switches[0]~input_o ),
	.datad(\registerFileModule|registers~46_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~47 .lut_mask = 16'hCFA0;
defparam \registerFileModule|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~1 (
// Equation(s):
// \outputLogicModule|hex_value~1_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\inputLogicModule|databus[1]~13_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~47_combout )))

	.dataa(\inputLogicModule|databus[1]~13_combout ),
	.datab(\registerFileModule|registers~47_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~1_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~1 .lut_mask = 16'hAACC;
defparam \outputLogicModule|hex_value~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
fiftyfivenm_lcell_comb \registerFileModule|registers~42 (
// Equation(s):
// \registerFileModule|registers~42_combout  = (\Raw_Data_From_Switches[1]~input_o  & (((\Raw_Data_From_Switches[0]~input_o )))) # (!\Raw_Data_From_Switches[1]~input_o  & ((\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~10_q ))) # 
// (!\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~0_q ))))

	.dataa(\registerFileModule|registers~0_q ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~10_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~42 .lut_mask = 16'hFC22;
defparam \registerFileModule|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \registerFileModule|registers~43 (
// Equation(s):
// \registerFileModule|registers~43_combout  = (\registerFileModule|registers~42_combout  & ((\registerFileModule|registers~30_q ) # ((!\Raw_Data_From_Switches[1]~input_o )))) # (!\registerFileModule|registers~42_combout  & 
// (((\registerFileModule|registers~20_q  & \Raw_Data_From_Switches[1]~input_o ))))

	.dataa(\registerFileModule|registers~30_q ),
	.datab(\registerFileModule|registers~42_combout ),
	.datac(\registerFileModule|registers~20_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~43 .lut_mask = 16'hB8CC;
defparam \registerFileModule|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~0 (
// Equation(s):
// \outputLogicModule|hex_value~0_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\inputLogicModule|databus[0]~10_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~43_combout )))

	.dataa(\inputLogicModule|databus[0]~10_combout ),
	.datab(gnd),
	.datac(\registerFileModule|registers~43_combout ),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~0 .lut_mask = 16'hAAF0;
defparam \outputLogicModule|hex_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~50 (
// Equation(s):
// \registerFileModule|registers~50_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~12_q ) # ((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & (((\registerFileModule|registers~2_q  & 
// !\Raw_Data_From_Switches[1]~input_o ))))

	.dataa(\registerFileModule|registers~12_q ),
	.datab(\Raw_Data_From_Switches[0]~input_o ),
	.datac(\registerFileModule|registers~2_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~50 .lut_mask = 16'hCCB8;
defparam \registerFileModule|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
fiftyfivenm_lcell_comb \registerFileModule|registers~51 (
// Equation(s):
// \registerFileModule|registers~51_combout  = (\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~50_combout  & (\registerFileModule|registers~32_q )) # (!\registerFileModule|registers~50_combout  & ((\registerFileModule|registers~22_q 
// ))))) # (!\Raw_Data_From_Switches[1]~input_o  & (((\registerFileModule|registers~50_combout ))))

	.dataa(\registerFileModule|registers~32_q ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~22_q ),
	.datad(\registerFileModule|registers~50_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~51 .lut_mask = 16'hBBC0;
defparam \registerFileModule|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~2 (
// Equation(s):
// \outputLogicModule|hex_value~2_combout  = (\inputLogicModule|peek_debouncer|A~q  & ((\inputLogicModule|databus[2]~16_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~51_combout ))

	.dataa(\registerFileModule|registers~51_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[2]~16_combout ),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~2_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~2 .lut_mask = 16'hF0AA;
defparam \outputLogicModule|hex_value~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
fiftyfivenm_lcell_comb \outputLogicModule|WideOr13~0 (
// Equation(s):
// \outputLogicModule|WideOr13~0_combout  = (\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|hex_value~0_combout  & (\outputLogicModule|hex_value~1_combout  $ (\outputLogicModule|hex_value~2_combout )))) # 
// (!\outputLogicModule|hex_value~3_combout  & (!\outputLogicModule|hex_value~1_combout  & (\outputLogicModule|hex_value~0_combout  $ (\outputLogicModule|hex_value~2_combout ))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr13~0 .lut_mask = 16'h2190;
defparam \outputLogicModule|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \outputLogicModule|WideOr12~0 (
// Equation(s):
// \outputLogicModule|WideOr12~0_combout  = (\outputLogicModule|hex_value~3_combout  & ((\outputLogicModule|hex_value~0_combout  & (\outputLogicModule|hex_value~1_combout )) # (!\outputLogicModule|hex_value~0_combout  & 
// ((\outputLogicModule|hex_value~2_combout ))))) # (!\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|hex_value~2_combout  & (\outputLogicModule|hex_value~1_combout  $ (\outputLogicModule|hex_value~0_combout ))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr12~0 .lut_mask = 16'h9E80;
defparam \outputLogicModule|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
fiftyfivenm_lcell_comb \outputLogicModule|WideOr11~0 (
// Equation(s):
// \outputLogicModule|WideOr11~0_combout  = (\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|hex_value~2_combout  & ((\outputLogicModule|hex_value~1_combout ) # (!\outputLogicModule|hex_value~0_combout )))) # 
// (!\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|hex_value~1_combout  & (!\outputLogicModule|hex_value~0_combout  & !\outputLogicModule|hex_value~2_combout )))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr11~0 .lut_mask = 16'h8A04;
defparam \outputLogicModule|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
fiftyfivenm_lcell_comb \outputLogicModule|WideOr10~0 (
// Equation(s):
// \outputLogicModule|WideOr10~0_combout  = (\outputLogicModule|hex_value~1_combout  & ((\outputLogicModule|hex_value~0_combout  & ((\outputLogicModule|hex_value~2_combout ))) # (!\outputLogicModule|hex_value~0_combout  & 
// (\outputLogicModule|hex_value~3_combout  & !\outputLogicModule|hex_value~2_combout )))) # (!\outputLogicModule|hex_value~1_combout  & (!\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|hex_value~0_combout  $ 
// (\outputLogicModule|hex_value~2_combout ))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr10~0 .lut_mask = 16'hC118;
defparam \outputLogicModule|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
fiftyfivenm_lcell_comb \outputLogicModule|WideOr9~0 (
// Equation(s):
// \outputLogicModule|WideOr9~0_combout  = (\outputLogicModule|hex_value~1_combout  & (!\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|hex_value~0_combout ))) # (!\outputLogicModule|hex_value~1_combout  & 
// ((\outputLogicModule|hex_value~2_combout  & (!\outputLogicModule|hex_value~3_combout )) # (!\outputLogicModule|hex_value~2_combout  & ((\outputLogicModule|hex_value~0_combout )))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr9~0 .lut_mask = 16'h5170;
defparam \outputLogicModule|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
fiftyfivenm_lcell_comb \outputLogicModule|WideOr8~0 (
// Equation(s):
// \outputLogicModule|WideOr8~0_combout  = (\outputLogicModule|hex_value~1_combout  & (!\outputLogicModule|hex_value~3_combout  & ((\outputLogicModule|hex_value~0_combout ) # (!\outputLogicModule|hex_value~2_combout )))) # 
// (!\outputLogicModule|hex_value~1_combout  & (\outputLogicModule|hex_value~0_combout  & (\outputLogicModule|hex_value~3_combout  $ (!\outputLogicModule|hex_value~2_combout ))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr8~0 .lut_mask = 16'h6054;
defparam \outputLogicModule|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
fiftyfivenm_lcell_comb \outputLogicModule|WideOr7~0 (
// Equation(s):
// \outputLogicModule|WideOr7~0_combout  = (\outputLogicModule|hex_value~0_combout  & ((\outputLogicModule|hex_value~3_combout ) # (\outputLogicModule|hex_value~1_combout  $ (\outputLogicModule|hex_value~2_combout )))) # 
// (!\outputLogicModule|hex_value~0_combout  & ((\outputLogicModule|hex_value~1_combout ) # (\outputLogicModule|hex_value~3_combout  $ (\outputLogicModule|hex_value~2_combout ))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr7~0 .lut_mask = 16'hBDEE;
defparam \outputLogicModule|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
fiftyfivenm_lcell_comb \registerFileModule|registers~62 (
// Equation(s):
// \registerFileModule|registers~62_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~25_q ))) # 
// (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~5_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~5_q ),
	.datac(\registerFileModule|registers~25_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~62 .lut_mask = 16'hFA44;
defparam \registerFileModule|registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
fiftyfivenm_lcell_comb \registerFileModule|registers~63 (
// Equation(s):
// \registerFileModule|registers~63_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~62_combout  & (\registerFileModule|registers~35_q )) # (!\registerFileModule|registers~62_combout  & ((\registerFileModule|registers~15_q 
// ))))) # (!\Raw_Data_From_Switches[0]~input_o  & (((\registerFileModule|registers~62_combout ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~35_q ),
	.datac(\registerFileModule|registers~15_q ),
	.datad(\registerFileModule|registers~62_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~63_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~63 .lut_mask = 16'hDDA0;
defparam \registerFileModule|registers~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~5 (
// Equation(s):
// \outputLogicModule|hex_value~5_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\inputLogicModule|databus[5]~25_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~63_combout )))

	.dataa(\inputLogicModule|databus[5]~25_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(gnd),
	.datad(\registerFileModule|registers~63_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~5_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~5 .lut_mask = 16'hBB88;
defparam \outputLogicModule|hex_value~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
fiftyfivenm_lcell_comb \registerFileModule|registers~66 (
// Equation(s):
// \registerFileModule|registers~66_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\registerFileModule|registers~16_q ) # (\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~6_q  & 
// ((!\Raw_Data_From_Switches[1]~input_o ))))

	.dataa(\registerFileModule|registers~6_q ),
	.datab(\Raw_Data_From_Switches[0]~input_o ),
	.datac(\registerFileModule|registers~16_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~66_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~66 .lut_mask = 16'hCCE2;
defparam \registerFileModule|registers~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~67 (
// Equation(s):
// \registerFileModule|registers~67_combout  = (\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~66_combout  & (\registerFileModule|registers~36_q )) # (!\registerFileModule|registers~66_combout  & ((\registerFileModule|registers~26_q 
// ))))) # (!\Raw_Data_From_Switches[1]~input_o  & (((\registerFileModule|registers~66_combout ))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\registerFileModule|registers~36_q ),
	.datac(\registerFileModule|registers~26_q ),
	.datad(\registerFileModule|registers~66_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~67_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~67 .lut_mask = 16'hDDA0;
defparam \registerFileModule|registers~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~6 (
// Equation(s):
// \outputLogicModule|hex_value~6_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\controllerModule|IMM[6]~7_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~67_combout )))

	.dataa(gnd),
	.datab(\controllerModule|IMM[6]~7_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\registerFileModule|registers~67_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~6_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~6 .lut_mask = 16'hCFC0;
defparam \outputLogicModule|hex_value~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
fiftyfivenm_lcell_comb \registerFileModule|registers~58 (
// Equation(s):
// \registerFileModule|registers~58_combout  = (\Raw_Data_From_Switches[1]~input_o  & (\Raw_Data_From_Switches[0]~input_o )) # (!\Raw_Data_From_Switches[1]~input_o  & ((\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~14_q )) # 
// (!\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~4_q )))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\Raw_Data_From_Switches[0]~input_o ),
	.datac(\registerFileModule|registers~14_q ),
	.datad(\registerFileModule|registers~4_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~58 .lut_mask = 16'hD9C8;
defparam \registerFileModule|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~59 (
// Equation(s):
// \registerFileModule|registers~59_combout  = (\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~58_combout  & ((\registerFileModule|registers~34_q ))) # (!\registerFileModule|registers~58_combout  & (\registerFileModule|registers~24_q 
// )))) # (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~58_combout ))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\registerFileModule|registers~58_combout ),
	.datac(\registerFileModule|registers~24_q ),
	.datad(\registerFileModule|registers~34_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~59 .lut_mask = 16'hEC64;
defparam \registerFileModule|registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~4 (
// Equation(s):
// \outputLogicModule|hex_value~4_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\inputLogicModule|databus[4]~22_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~59_combout )))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[4]~22_combout ),
	.datad(\registerFileModule|registers~59_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~4_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~4 .lut_mask = 16'hF5A0;
defparam \outputLogicModule|hex_value~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
fiftyfivenm_lcell_comb \registerFileModule|registers~70 (
// Equation(s):
// \registerFileModule|registers~70_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~27_q ))) # 
// (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~7_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~7_q ),
	.datac(\registerFileModule|registers~27_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~70_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~70 .lut_mask = 16'hFA44;
defparam \registerFileModule|registers~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
fiftyfivenm_lcell_comb \registerFileModule|registers~71 (
// Equation(s):
// \registerFileModule|registers~71_combout  = (\registerFileModule|registers~70_combout  & ((\registerFileModule|registers~37_q ) # ((!\Raw_Data_From_Switches[0]~input_o )))) # (!\registerFileModule|registers~70_combout  & 
// (((\registerFileModule|registers~17_q  & \Raw_Data_From_Switches[0]~input_o ))))

	.dataa(\registerFileModule|registers~70_combout ),
	.datab(\registerFileModule|registers~37_q ),
	.datac(\registerFileModule|registers~17_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~71_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~71 .lut_mask = 16'hD8AA;
defparam \registerFileModule|registers~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~7 (
// Equation(s):
// \outputLogicModule|hex_value~7_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\controllerModule|IMM[7]~10_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~71_combout )))

	.dataa(\controllerModule|IMM[7]~10_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(gnd),
	.datad(\registerFileModule|registers~71_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~7_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~7 .lut_mask = 16'hBB88;
defparam \outputLogicModule|hex_value~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb \outputLogicModule|WideOr6~0 (
// Equation(s):
// \outputLogicModule|WideOr6~0_combout  = (\outputLogicModule|hex_value~6_combout  & (!\outputLogicModule|hex_value~5_combout  & (\outputLogicModule|hex_value~4_combout  $ (!\outputLogicModule|hex_value~7_combout )))) # 
// (!\outputLogicModule|hex_value~6_combout  & (\outputLogicModule|hex_value~4_combout  & (\outputLogicModule|hex_value~5_combout  $ (!\outputLogicModule|hex_value~7_combout ))))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr6~0 .lut_mask = 16'h6014;
defparam \outputLogicModule|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
fiftyfivenm_lcell_comb \outputLogicModule|WideOr5~0 (
// Equation(s):
// \outputLogicModule|WideOr5~0_combout  = (\outputLogicModule|hex_value~5_combout  & ((\outputLogicModule|hex_value~4_combout  & ((\outputLogicModule|hex_value~7_combout ))) # (!\outputLogicModule|hex_value~4_combout  & 
// (\outputLogicModule|hex_value~6_combout )))) # (!\outputLogicModule|hex_value~5_combout  & (\outputLogicModule|hex_value~6_combout  & (\outputLogicModule|hex_value~4_combout  $ (\outputLogicModule|hex_value~7_combout ))))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr5~0 .lut_mask = 16'hAC48;
defparam \outputLogicModule|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
fiftyfivenm_lcell_comb \outputLogicModule|WideOr4~0 (
// Equation(s):
// \outputLogicModule|WideOr4~0_combout  = (\outputLogicModule|hex_value~6_combout  & (\outputLogicModule|hex_value~7_combout  & ((\outputLogicModule|hex_value~5_combout ) # (!\outputLogicModule|hex_value~4_combout )))) # 
// (!\outputLogicModule|hex_value~6_combout  & (\outputLogicModule|hex_value~5_combout  & (!\outputLogicModule|hex_value~4_combout  & !\outputLogicModule|hex_value~7_combout )))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr4~0 .lut_mask = 16'h8C02;
defparam \outputLogicModule|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
fiftyfivenm_lcell_comb \outputLogicModule|WideOr3~0 (
// Equation(s):
// \outputLogicModule|WideOr3~0_combout  = (\outputLogicModule|hex_value~5_combout  & ((\outputLogicModule|hex_value~6_combout  & (\outputLogicModule|hex_value~4_combout )) # (!\outputLogicModule|hex_value~6_combout  & 
// (!\outputLogicModule|hex_value~4_combout  & \outputLogicModule|hex_value~7_combout )))) # (!\outputLogicModule|hex_value~5_combout  & (!\outputLogicModule|hex_value~7_combout  & (\outputLogicModule|hex_value~6_combout  $ 
// (\outputLogicModule|hex_value~4_combout ))))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr3~0 .lut_mask = 16'h8294;
defparam \outputLogicModule|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb \outputLogicModule|WideOr2~0 (
// Equation(s):
// \outputLogicModule|WideOr2~0_combout  = (\outputLogicModule|hex_value~5_combout  & (((\outputLogicModule|hex_value~4_combout  & !\outputLogicModule|hex_value~7_combout )))) # (!\outputLogicModule|hex_value~5_combout  & 
// ((\outputLogicModule|hex_value~6_combout  & ((!\outputLogicModule|hex_value~7_combout ))) # (!\outputLogicModule|hex_value~6_combout  & (\outputLogicModule|hex_value~4_combout ))))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr2~0 .lut_mask = 16'h10F4;
defparam \outputLogicModule|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
fiftyfivenm_lcell_comb \outputLogicModule|WideOr1~0 (
// Equation(s):
// \outputLogicModule|WideOr1~0_combout  = (\outputLogicModule|hex_value~5_combout  & (!\outputLogicModule|hex_value~7_combout  & ((\outputLogicModule|hex_value~4_combout ) # (!\outputLogicModule|hex_value~6_combout )))) # 
// (!\outputLogicModule|hex_value~5_combout  & (\outputLogicModule|hex_value~4_combout  & (\outputLogicModule|hex_value~6_combout  $ (!\outputLogicModule|hex_value~7_combout ))))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr1~0 .lut_mask = 16'h40B2;
defparam \outputLogicModule|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
fiftyfivenm_lcell_comb \outputLogicModule|WideOr0~0 (
// Equation(s):
// \outputLogicModule|WideOr0~0_combout  = (\outputLogicModule|hex_value~4_combout  & ((\outputLogicModule|hex_value~7_combout ) # (\outputLogicModule|hex_value~5_combout  $ (\outputLogicModule|hex_value~6_combout )))) # 
// (!\outputLogicModule|hex_value~4_combout  & ((\outputLogicModule|hex_value~5_combout ) # (\outputLogicModule|hex_value~6_combout  $ (\outputLogicModule|hex_value~7_combout ))))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|hex_value~7_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \outputLogicModule|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
fiftyfivenm_lcell_comb \registerFileModule|registers~78 (
// Equation(s):
// \registerFileModule|registers~78_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\registerFileModule|registers~19_q ) # (\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~9_q  & 
// ((!\Raw_Data_From_Switches[1]~input_o ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~9_q ),
	.datac(\registerFileModule|registers~19_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~78_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~78 .lut_mask = 16'hAAE4;
defparam \registerFileModule|registers~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~79 (
// Equation(s):
// \registerFileModule|registers~79_combout  = (\registerFileModule|registers~78_combout  & (((\registerFileModule|registers~39_q )) # (!\Raw_Data_From_Switches[1]~input_o ))) # (!\registerFileModule|registers~78_combout  & 
// (\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~29_q )))

	.dataa(\registerFileModule|registers~78_combout ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~29_q ),
	.datad(\registerFileModule|registers~39_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~79_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~79 .lut_mask = 16'hEA62;
defparam \registerFileModule|registers~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~8 (
// Equation(s):
// \outputLogicModule|hex_value~8_combout  = (\inputLogicModule|peek_debouncer|A~q  & ((\controllerModule|IMM[9]~16_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~79_combout ))

	.dataa(\registerFileModule|registers~79_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\controllerModule|IMM[9]~16_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~8 .lut_mask = 16'hFA0A;
defparam \outputLogicModule|hex_value~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
fiftyfivenm_lcell_comb \registerFileModule|registers~74 (
// Equation(s):
// \registerFileModule|registers~74_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~28_q )) # 
// (!\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~8_q )))))

	.dataa(\registerFileModule|registers~28_q ),
	.datab(\Raw_Data_From_Switches[0]~input_o ),
	.datac(\registerFileModule|registers~8_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~74_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~74 .lut_mask = 16'hEE30;
defparam \registerFileModule|registers~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
fiftyfivenm_lcell_comb \registerFileModule|registers~75 (
// Equation(s):
// \registerFileModule|registers~75_combout  = (\registerFileModule|registers~74_combout  & (((\registerFileModule|registers~38_q ) # (!\Raw_Data_From_Switches[0]~input_o )))) # (!\registerFileModule|registers~74_combout  & 
// (\registerFileModule|registers~18_q  & ((\Raw_Data_From_Switches[0]~input_o ))))

	.dataa(\registerFileModule|registers~18_q ),
	.datab(\registerFileModule|registers~74_combout ),
	.datac(\registerFileModule|registers~38_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~75_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~75 .lut_mask = 16'hE2CC;
defparam \registerFileModule|registers~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
fiftyfivenm_lcell_comb \outputLogicModule|Decoder1~12 (
// Equation(s):
// \outputLogicModule|Decoder1~12_combout  = (!\outputLogicModule|hex_value~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & (\controllerModule|IMM[8]~13_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout 
// )))))

	.dataa(\controllerModule|IMM[8]~13_combout ),
	.datab(\outputLogicModule|hex_value~8_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\registerFileModule|registers~75_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder1~12_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder1~12 .lut_mask = 16'h2320;
defparam \outputLogicModule|Decoder1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
fiftyfivenm_lcell_comb \outputLogicModule|DHEX2[4]~0 (
// Equation(s):
// \outputLogicModule|DHEX2[4]~0_combout  = (\inputLogicModule|peek_debouncer|A~q  & (\controllerModule|IMM[8]~13_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))

	.dataa(\controllerModule|IMM[8]~13_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\registerFileModule|registers~75_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|DHEX2[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|DHEX2[4]~0 .lut_mask = 16'hAFA0;
defparam \outputLogicModule|DHEX2[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
fiftyfivenm_lcell_comb \outputLogicModule|Decoder1~13 (
// Equation(s):
// \outputLogicModule|Decoder1~13_combout  = (!\outputLogicModule|DHEX2[4]~0_combout  & ((\inputLogicModule|peek_debouncer|A~q  & ((\controllerModule|IMM[9]~16_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~79_combout 
// ))))

	.dataa(\registerFileModule|registers~79_combout ),
	.datab(\outputLogicModule|DHEX2[4]~0_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\controllerModule|IMM[9]~16_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder1~13_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder1~13 .lut_mask = 16'h3202;
defparam \outputLogicModule|Decoder1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
fiftyfivenm_lcell_comb \outputLogicModule|Decoder1~14 (
// Equation(s):
// \outputLogicModule|Decoder1~14_combout  = (\outputLogicModule|DHEX2[4]~0_combout ) # ((\inputLogicModule|peek_debouncer|A~q  & ((\controllerModule|IMM[9]~16_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~79_combout 
// )))

	.dataa(\registerFileModule|registers~79_combout ),
	.datab(\outputLogicModule|DHEX2[4]~0_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\controllerModule|IMM[9]~16_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder1~14_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder1~14 .lut_mask = 16'hFECE;
defparam \outputLogicModule|Decoder1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
fiftyfivenm_lcell_comb \controllerModule|Clr~1 (
// Equation(s):
// \controllerModule|Clr~1_combout  = (\countermodule|CNT [1] & (\controllerModule|Clr~0_combout )) # (!\countermodule|CNT [1] & (\countermodule|CNT [0] & ((\controllerModule|Clr~0_combout ) # (\controllerModule|ENW~2_combout ))))

	.dataa(\countermodule|CNT [1]),
	.datab(\controllerModule|Clr~0_combout ),
	.datac(\countermodule|CNT [0]),
	.datad(\controllerModule|ENW~2_combout ),
	.cin(gnd),
	.combout(\controllerModule|Clr~1_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Clr~1 .lut_mask = 16'hD8C8;
defparam \controllerModule|Clr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED_B_Data_Bus[0] = \LED_B_Data_Bus[0]~output_o ;

assign LED_B_Data_Bus[1] = \LED_B_Data_Bus[1]~output_o ;

assign LED_B_Data_Bus[2] = \LED_B_Data_Bus[2]~output_o ;

assign LED_B_Data_Bus[3] = \LED_B_Data_Bus[3]~output_o ;

assign LED_B_Data_Bus[4] = \LED_B_Data_Bus[4]~output_o ;

assign LED_B_Data_Bus[5] = \LED_B_Data_Bus[5]~output_o ;

assign LED_B_Data_Bus[6] = \LED_B_Data_Bus[6]~output_o ;

assign LED_B_Data_Bus[7] = \LED_B_Data_Bus[7]~output_o ;

assign LED_B_Data_Bus[8] = \LED_B_Data_Bus[8]~output_o ;

assign LED_B_Data_Bus[9] = \LED_B_Data_Bus[9]~output_o ;

assign DHEX0[0] = \DHEX0[0]~output_o ;

assign DHEX0[1] = \DHEX0[1]~output_o ;

assign DHEX0[2] = \DHEX0[2]~output_o ;

assign DHEX0[3] = \DHEX0[3]~output_o ;

assign DHEX0[4] = \DHEX0[4]~output_o ;

assign DHEX0[5] = \DHEX0[5]~output_o ;

assign DHEX0[6] = \DHEX0[6]~output_o ;

assign DHEX1[0] = \DHEX1[0]~output_o ;

assign DHEX1[1] = \DHEX1[1]~output_o ;

assign DHEX1[2] = \DHEX1[2]~output_o ;

assign DHEX1[3] = \DHEX1[3]~output_o ;

assign DHEX1[4] = \DHEX1[4]~output_o ;

assign DHEX1[5] = \DHEX1[5]~output_o ;

assign DHEX1[6] = \DHEX1[6]~output_o ;

assign DHEX2[0] = \DHEX2[0]~output_o ;

assign DHEX2[1] = \DHEX2[1]~output_o ;

assign DHEX2[2] = \DHEX2[2]~output_o ;

assign DHEX2[3] = \DHEX2[3]~output_o ;

assign DHEX2[4] = \DHEX2[4]~output_o ;

assign DHEX2[5] = \DHEX2[5]~output_o ;

assign DHEX2[6] = \DHEX2[6]~output_o ;

assign THEX_Current_Timestep[0] = \THEX_Current_Timestep[0]~output_o ;

assign THEX_Current_Timestep[1] = \THEX_Current_Timestep[1]~output_o ;

assign THEX_Current_Timestep[2] = \THEX_Current_Timestep[2]~output_o ;

assign THEX_Current_Timestep[3] = \THEX_Current_Timestep[3]~output_o ;

assign THEX_Current_Timestep[4] = \THEX_Current_Timestep[4]~output_o ;

assign THEX_Current_Timestep[5] = \THEX_Current_Timestep[5]~output_o ;

assign THEX_Current_Timestep[6] = \THEX_Current_Timestep[6]~output_o ;

assign LED_D_Done = \LED_D_Done~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
