<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="14920pt" height="1316pt"
 viewBox="0.00 0.00 14920.00 1316.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1312)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1312 14916,-1312 14916,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 14892,-8 14892,-8 14898,-8 14904,-14 14904,-20 14904,-20 14904,-1288 14904,-1288 14904,-1294 14898,-1300 14892,-1300 14892,-1300 20,-1300 20,-1300 14,-1300 8,-1294 8,-1288 8,-1288 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="7456" y="-1284.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="7456" y="-1269.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:4294967296&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 14884,-16 14884,-16 14890,-16 14896,-22 14896,-28 14896,-28 14896,-1242 14896,-1242 14896,-1248 14890,-1254 14884,-1254 14884,-1254 28,-1254 28,-1254 22,-1254 16,-1248 16,-1242 16,-1242 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="7456" y="-1238.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="7456" y="-1223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-848C284,-848 14876,-848 14876,-848 14882,-848 14888,-854 14888,-860 14888,-860 14888,-1196 14888,-1196 14888,-1202 14882,-1208 14876,-1208 14876,-1208 284,-1208 284,-1208 278,-1208 272,-1202 272,-1196 272,-1196 272,-860 272,-860 272,-854 278,-848 284,-848"/>
<text text-anchor="middle" x="7580" y="-1192.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="7580" y="-1177.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores00</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-856C292,-856 1173,-856 1173,-856 1179,-856 1185,-862 1185,-868 1185,-868 1185,-1150 1185,-1150 1185,-1156 1179,-1162 1173,-1162 1173,-1162 292,-1162 292,-1162 286,-1162 280,-1156 280,-1150 280,-1150 280,-868 280,-868 280,-862 286,-856 292,-856"/>
<text text-anchor="middle" x="732.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores00 </text>
<text text-anchor="middle" x="732.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores00_core</title>
<g id="a_clust8"><a xlink:title="branchPred=board.processor.cores00.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores00.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores00.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores00.core.interrupts&#10;isa=board.processor.cores00.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores00.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores00.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores00.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-864C300,-864 1165,-864 1165,-864 1171,-864 1177,-870 1177,-876 1177,-876 1177,-1104 1177,-1104 1177,-1110 1171,-1116 1165,-1116 1165,-1116 300,-1116 300,-1116 294,-1116 288,-1110 288,-1104 288,-1104 288,-876 288,-876 288,-870 294,-864 300,-864"/>
<text text-anchor="middle" x="732.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="732.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores00_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores00.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores00.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M823,-872C823,-872 1157,-872 1157,-872 1163,-872 1169,-878 1169,-884 1169,-884 1169,-1058 1169,-1058 1169,-1064 1163,-1070 1157,-1070 1157,-1070 823,-1070 823,-1070 817,-1070 811,-1064 811,-1058 811,-1058 811,-884 811,-884 811,-878 817,-872 823,-872"/>
<text text-anchor="middle" x="990" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="990" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores00_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores00.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M831,-880C831,-880 974,-880 974,-880 980,-880 986,-886 986,-892 986,-892 986,-1012 986,-1012 986,-1018 980,-1024 974,-1024 974,-1024 831,-1024 831,-1024 825,-1024 819,-1018 819,-1012 819,-1012 819,-892 819,-892 819,-886 825,-880 831,-880"/>
<text text-anchor="middle" x="902.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="902.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores00_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores00.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M839,-888C839,-888 966,-888 966,-888 972,-888 978,-894 978,-900 978,-900 978,-966 978,-966 978,-972 972,-978 966,-978 966,-978 839,-978 839,-978 833,-978 827,-972 827,-966 827,-966 827,-900 827,-900 827,-894 833,-888 839,-888"/>
<text text-anchor="middle" x="902.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="902.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores00_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores00.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1006,-880C1006,-880 1149,-880 1149,-880 1155,-880 1161,-886 1161,-892 1161,-892 1161,-1012 1161,-1012 1161,-1018 1155,-1024 1149,-1024 1149,-1024 1006,-1024 1006,-1024 1000,-1024 994,-1018 994,-1012 994,-1012 994,-892 994,-892 994,-886 1000,-880 1006,-880"/>
<text text-anchor="middle" x="1077.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1077.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores00_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores00.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1014,-888C1014,-888 1141,-888 1141,-888 1147,-888 1153,-894 1153,-900 1153,-900 1153,-966 1153,-966 1153,-972 1147,-978 1141,-978 1141,-978 1014,-978 1014,-978 1008,-978 1002,-972 1002,-966 1002,-966 1002,-900 1002,-900 1002,-894 1008,-888 1014,-888"/>
<text text-anchor="middle" x="1077.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1077.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_board_processor_cores00_core_interrupts</title>
<g id="a_clust131"><a xlink:title="clk_domain=board.processor.cores00.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-888C308,-888 585,-888 585,-888 591,-888 597,-894 597,-900 597,-900 597,-966 597,-966 597,-972 591,-978 585,-978 585,-978 308,-978 308,-978 302,-978 296,-972 296,-966 296,-966 296,-900 296,-900 296,-894 302,-888 308,-888"/>
<text text-anchor="middle" x="446.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="446.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_processor_cores01</title>
<g id="a_clust133"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1205,-856C1205,-856 2086,-856 2086,-856 2092,-856 2098,-862 2098,-868 2098,-868 2098,-1150 2098,-1150 2098,-1156 2092,-1162 2086,-1162 2086,-1162 1205,-1162 1205,-1162 1199,-1162 1193,-1156 1193,-1150 1193,-1150 1193,-868 1193,-868 1193,-862 1199,-856 1205,-856"/>
<text text-anchor="middle" x="1645.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores01 </text>
<text text-anchor="middle" x="1645.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_processor_cores01_core</title>
<g id="a_clust134"><a xlink:title="branchPred=board.processor.cores01.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores01.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores01.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores01.core.interrupts&#10;isa=board.processor.cores01.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores01.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores01.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores01.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1213,-864C1213,-864 2078,-864 2078,-864 2084,-864 2090,-870 2090,-876 2090,-876 2090,-1104 2090,-1104 2090,-1110 2084,-1116 2078,-1116 2078,-1116 1213,-1116 1213,-1116 1207,-1116 1201,-1110 1201,-1104 1201,-1104 1201,-876 1201,-876 1201,-870 1207,-864 1213,-864"/>
<text text-anchor="middle" x="1645.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1645.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_processor_cores01_core_mmu</title>
<g id="a_clust135"><a xlink:title="dtb=board.processor.cores01.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores01.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1736,-872C1736,-872 2070,-872 2070,-872 2076,-872 2082,-878 2082,-884 2082,-884 2082,-1058 2082,-1058 2082,-1064 2076,-1070 2070,-1070 2070,-1070 1736,-1070 1736,-1070 1730,-1070 1724,-1064 1724,-1058 1724,-1058 1724,-884 1724,-884 1724,-878 1730,-872 1736,-872"/>
<text text-anchor="middle" x="1903" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1903" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_processor_cores01_core_mmu_itb</title>
<g id="a_clust136"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores01.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1744,-880C1744,-880 1887,-880 1887,-880 1893,-880 1899,-886 1899,-892 1899,-892 1899,-1012 1899,-1012 1899,-1018 1893,-1024 1887,-1024 1887,-1024 1744,-1024 1744,-1024 1738,-1024 1732,-1018 1732,-1012 1732,-1012 1732,-892 1732,-892 1732,-886 1738,-880 1744,-880"/>
<text text-anchor="middle" x="1815.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1815.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust137" class="cluster">
<title>cluster_board_processor_cores01_core_mmu_itb_walker</title>
<g id="a_clust137"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores01.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1752,-888C1752,-888 1879,-888 1879,-888 1885,-888 1891,-894 1891,-900 1891,-900 1891,-966 1891,-966 1891,-972 1885,-978 1879,-978 1879,-978 1752,-978 1752,-978 1746,-978 1740,-972 1740,-966 1740,-966 1740,-900 1740,-900 1740,-894 1746,-888 1752,-888"/>
<text text-anchor="middle" x="1815.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1815.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_board_processor_cores01_core_mmu_dtb</title>
<g id="a_clust139"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores01.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1919,-880C1919,-880 2062,-880 2062,-880 2068,-880 2074,-886 2074,-892 2074,-892 2074,-1012 2074,-1012 2074,-1018 2068,-1024 2062,-1024 2062,-1024 1919,-1024 1919,-1024 1913,-1024 1907,-1018 1907,-1012 1907,-1012 1907,-892 1907,-892 1907,-886 1913,-880 1919,-880"/>
<text text-anchor="middle" x="1990.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1990.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_board_processor_cores01_core_mmu_dtb_walker</title>
<g id="a_clust140"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores01.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1927,-888C1927,-888 2054,-888 2054,-888 2060,-888 2066,-894 2066,-900 2066,-900 2066,-966 2066,-966 2066,-972 2060,-978 2054,-978 2054,-978 1927,-978 1927,-978 1921,-978 1915,-972 1915,-966 1915,-966 1915,-900 1915,-900 1915,-894 1921,-888 1927,-888"/>
<text text-anchor="middle" x="1990.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1990.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust256" class="cluster">
<title>cluster_board_processor_cores01_core_interrupts</title>
<g id="a_clust256"><a xlink:title="clk_domain=board.processor.cores01.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M1221,-888C1221,-888 1498,-888 1498,-888 1504,-888 1510,-894 1510,-900 1510,-900 1510,-966 1510,-966 1510,-972 1504,-978 1498,-978 1498,-978 1221,-978 1221,-978 1215,-978 1209,-972 1209,-966 1209,-966 1209,-900 1209,-900 1209,-894 1215,-888 1221,-888"/>
<text text-anchor="middle" x="1359.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1359.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust258" class="cluster">
<title>cluster_board_processor_cores02</title>
<g id="a_clust258"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2118,-856C2118,-856 2999,-856 2999,-856 3005,-856 3011,-862 3011,-868 3011,-868 3011,-1150 3011,-1150 3011,-1156 3005,-1162 2999,-1162 2999,-1162 2118,-1162 2118,-1162 2112,-1162 2106,-1156 2106,-1150 2106,-1150 2106,-868 2106,-868 2106,-862 2112,-856 2118,-856"/>
<text text-anchor="middle" x="2558.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores02 </text>
<text text-anchor="middle" x="2558.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust259" class="cluster">
<title>cluster_board_processor_cores02_core</title>
<g id="a_clust259"><a xlink:title="branchPred=board.processor.cores02.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=2&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores02.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores02.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores02.core.interrupts&#10;isa=board.processor.cores02.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores02.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores02.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores02.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2126,-864C2126,-864 2991,-864 2991,-864 2997,-864 3003,-870 3003,-876 3003,-876 3003,-1104 3003,-1104 3003,-1110 2997,-1116 2991,-1116 2991,-1116 2126,-1116 2126,-1116 2120,-1116 2114,-1110 2114,-1104 2114,-1104 2114,-876 2114,-876 2114,-870 2120,-864 2126,-864"/>
<text text-anchor="middle" x="2558.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="2558.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust260" class="cluster">
<title>cluster_board_processor_cores02_core_mmu</title>
<g id="a_clust260"><a xlink:title="dtb=board.processor.cores02.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores02.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2649,-872C2649,-872 2983,-872 2983,-872 2989,-872 2995,-878 2995,-884 2995,-884 2995,-1058 2995,-1058 2995,-1064 2989,-1070 2983,-1070 2983,-1070 2649,-1070 2649,-1070 2643,-1070 2637,-1064 2637,-1058 2637,-1058 2637,-884 2637,-884 2637,-878 2643,-872 2649,-872"/>
<text text-anchor="middle" x="2816" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2816" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust261" class="cluster">
<title>cluster_board_processor_cores02_core_mmu_itb</title>
<g id="a_clust261"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores02.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2657,-880C2657,-880 2800,-880 2800,-880 2806,-880 2812,-886 2812,-892 2812,-892 2812,-1012 2812,-1012 2812,-1018 2806,-1024 2800,-1024 2800,-1024 2657,-1024 2657,-1024 2651,-1024 2645,-1018 2645,-1012 2645,-1012 2645,-892 2645,-892 2645,-886 2651,-880 2657,-880"/>
<text text-anchor="middle" x="2728.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2728.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust262" class="cluster">
<title>cluster_board_processor_cores02_core_mmu_itb_walker</title>
<g id="a_clust262"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores02.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2665,-888C2665,-888 2792,-888 2792,-888 2798,-888 2804,-894 2804,-900 2804,-900 2804,-966 2804,-966 2804,-972 2798,-978 2792,-978 2792,-978 2665,-978 2665,-978 2659,-978 2653,-972 2653,-966 2653,-966 2653,-900 2653,-900 2653,-894 2659,-888 2665,-888"/>
<text text-anchor="middle" x="2728.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2728.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_board_processor_cores02_core_mmu_dtb</title>
<g id="a_clust264"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores02.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2832,-880C2832,-880 2975,-880 2975,-880 2981,-880 2987,-886 2987,-892 2987,-892 2987,-1012 2987,-1012 2987,-1018 2981,-1024 2975,-1024 2975,-1024 2832,-1024 2832,-1024 2826,-1024 2820,-1018 2820,-1012 2820,-1012 2820,-892 2820,-892 2820,-886 2826,-880 2832,-880"/>
<text text-anchor="middle" x="2903.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2903.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust265" class="cluster">
<title>cluster_board_processor_cores02_core_mmu_dtb_walker</title>
<g id="a_clust265"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores02.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M2840,-888C2840,-888 2967,-888 2967,-888 2973,-888 2979,-894 2979,-900 2979,-900 2979,-966 2979,-966 2979,-972 2973,-978 2967,-978 2967,-978 2840,-978 2840,-978 2834,-978 2828,-972 2828,-966 2828,-966 2828,-900 2828,-900 2828,-894 2834,-888 2840,-888"/>
<text text-anchor="middle" x="2903.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2903.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust381" class="cluster">
<title>cluster_board_processor_cores02_core_interrupts</title>
<g id="a_clust381"><a xlink:title="clk_domain=board.processor.cores02.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M2134,-888C2134,-888 2411,-888 2411,-888 2417,-888 2423,-894 2423,-900 2423,-900 2423,-966 2423,-966 2423,-972 2417,-978 2411,-978 2411,-978 2134,-978 2134,-978 2128,-978 2122,-972 2122,-966 2122,-966 2122,-900 2122,-900 2122,-894 2128,-888 2134,-888"/>
<text text-anchor="middle" x="2272.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2272.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_board_processor_cores03</title>
<g id="a_clust383"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3031,-856C3031,-856 3912,-856 3912,-856 3918,-856 3924,-862 3924,-868 3924,-868 3924,-1150 3924,-1150 3924,-1156 3918,-1162 3912,-1162 3912,-1162 3031,-1162 3031,-1162 3025,-1162 3019,-1156 3019,-1150 3019,-1150 3019,-868 3019,-868 3019,-862 3025,-856 3031,-856"/>
<text text-anchor="middle" x="3471.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores03 </text>
<text text-anchor="middle" x="3471.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust384" class="cluster">
<title>cluster_board_processor_cores03_core</title>
<g id="a_clust384"><a xlink:title="branchPred=board.processor.cores03.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=3&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores03.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores03.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores03.core.interrupts&#10;isa=board.processor.cores03.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores03.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores03.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores03.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3039,-864C3039,-864 3904,-864 3904,-864 3910,-864 3916,-870 3916,-876 3916,-876 3916,-1104 3916,-1104 3916,-1110 3910,-1116 3904,-1116 3904,-1116 3039,-1116 3039,-1116 3033,-1116 3027,-1110 3027,-1104 3027,-1104 3027,-876 3027,-876 3027,-870 3033,-864 3039,-864"/>
<text text-anchor="middle" x="3471.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="3471.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust385" class="cluster">
<title>cluster_board_processor_cores03_core_mmu</title>
<g id="a_clust385"><a xlink:title="dtb=board.processor.cores03.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores03.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3562,-872C3562,-872 3896,-872 3896,-872 3902,-872 3908,-878 3908,-884 3908,-884 3908,-1058 3908,-1058 3908,-1064 3902,-1070 3896,-1070 3896,-1070 3562,-1070 3562,-1070 3556,-1070 3550,-1064 3550,-1058 3550,-1058 3550,-884 3550,-884 3550,-878 3556,-872 3562,-872"/>
<text text-anchor="middle" x="3729" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3729" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust386" class="cluster">
<title>cluster_board_processor_cores03_core_mmu_itb</title>
<g id="a_clust386"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores03.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3570,-880C3570,-880 3713,-880 3713,-880 3719,-880 3725,-886 3725,-892 3725,-892 3725,-1012 3725,-1012 3725,-1018 3719,-1024 3713,-1024 3713,-1024 3570,-1024 3570,-1024 3564,-1024 3558,-1018 3558,-1012 3558,-1012 3558,-892 3558,-892 3558,-886 3564,-880 3570,-880"/>
<text text-anchor="middle" x="3641.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3641.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust387" class="cluster">
<title>cluster_board_processor_cores03_core_mmu_itb_walker</title>
<g id="a_clust387"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores03.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M3578,-888C3578,-888 3705,-888 3705,-888 3711,-888 3717,-894 3717,-900 3717,-900 3717,-966 3717,-966 3717,-972 3711,-978 3705,-978 3705,-978 3578,-978 3578,-978 3572,-978 3566,-972 3566,-966 3566,-966 3566,-900 3566,-900 3566,-894 3572,-888 3578,-888"/>
<text text-anchor="middle" x="3641.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3641.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_board_processor_cores03_core_mmu_dtb</title>
<g id="a_clust389"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores03.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3745,-880C3745,-880 3888,-880 3888,-880 3894,-880 3900,-886 3900,-892 3900,-892 3900,-1012 3900,-1012 3900,-1018 3894,-1024 3888,-1024 3888,-1024 3745,-1024 3745,-1024 3739,-1024 3733,-1018 3733,-1012 3733,-1012 3733,-892 3733,-892 3733,-886 3739,-880 3745,-880"/>
<text text-anchor="middle" x="3816.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3816.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust390" class="cluster">
<title>cluster_board_processor_cores03_core_mmu_dtb_walker</title>
<g id="a_clust390"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores03.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M3753,-888C3753,-888 3880,-888 3880,-888 3886,-888 3892,-894 3892,-900 3892,-900 3892,-966 3892,-966 3892,-972 3886,-978 3880,-978 3880,-978 3753,-978 3753,-978 3747,-978 3741,-972 3741,-966 3741,-966 3741,-900 3741,-900 3741,-894 3747,-888 3753,-888"/>
<text text-anchor="middle" x="3816.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3816.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust506" class="cluster">
<title>cluster_board_processor_cores03_core_interrupts</title>
<g id="a_clust506"><a xlink:title="clk_domain=board.processor.cores03.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M3047,-888C3047,-888 3324,-888 3324,-888 3330,-888 3336,-894 3336,-900 3336,-900 3336,-966 3336,-966 3336,-972 3330,-978 3324,-978 3324,-978 3047,-978 3047,-978 3041,-978 3035,-972 3035,-966 3035,-966 3035,-900 3035,-900 3035,-894 3041,-888 3047,-888"/>
<text text-anchor="middle" x="3185.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3185.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust508" class="cluster">
<title>cluster_board_processor_cores04</title>
<g id="a_clust508"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3944,-856C3944,-856 4825,-856 4825,-856 4831,-856 4837,-862 4837,-868 4837,-868 4837,-1150 4837,-1150 4837,-1156 4831,-1162 4825,-1162 4825,-1162 3944,-1162 3944,-1162 3938,-1162 3932,-1156 3932,-1150 3932,-1150 3932,-868 3932,-868 3932,-862 3938,-856 3944,-856"/>
<text text-anchor="middle" x="4384.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores04 </text>
<text text-anchor="middle" x="4384.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust509" class="cluster">
<title>cluster_board_processor_cores04_core</title>
<g id="a_clust509"><a xlink:title="branchPred=board.processor.cores04.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=4&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores04.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores04.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores04.core.interrupts&#10;isa=board.processor.cores04.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores04.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores04.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores04.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3952,-864C3952,-864 4817,-864 4817,-864 4823,-864 4829,-870 4829,-876 4829,-876 4829,-1104 4829,-1104 4829,-1110 4823,-1116 4817,-1116 4817,-1116 3952,-1116 3952,-1116 3946,-1116 3940,-1110 3940,-1104 3940,-1104 3940,-876 3940,-876 3940,-870 3946,-864 3952,-864"/>
<text text-anchor="middle" x="4384.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="4384.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust510" class="cluster">
<title>cluster_board_processor_cores04_core_mmu</title>
<g id="a_clust510"><a xlink:title="dtb=board.processor.cores04.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores04.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4475,-872C4475,-872 4809,-872 4809,-872 4815,-872 4821,-878 4821,-884 4821,-884 4821,-1058 4821,-1058 4821,-1064 4815,-1070 4809,-1070 4809,-1070 4475,-1070 4475,-1070 4469,-1070 4463,-1064 4463,-1058 4463,-1058 4463,-884 4463,-884 4463,-878 4469,-872 4475,-872"/>
<text text-anchor="middle" x="4642" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4642" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust511" class="cluster">
<title>cluster_board_processor_cores04_core_mmu_itb</title>
<g id="a_clust511"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores04.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4483,-880C4483,-880 4626,-880 4626,-880 4632,-880 4638,-886 4638,-892 4638,-892 4638,-1012 4638,-1012 4638,-1018 4632,-1024 4626,-1024 4626,-1024 4483,-1024 4483,-1024 4477,-1024 4471,-1018 4471,-1012 4471,-1012 4471,-892 4471,-892 4471,-886 4477,-880 4483,-880"/>
<text text-anchor="middle" x="4554.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4554.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust512" class="cluster">
<title>cluster_board_processor_cores04_core_mmu_itb_walker</title>
<g id="a_clust512"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores04.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M4491,-888C4491,-888 4618,-888 4618,-888 4624,-888 4630,-894 4630,-900 4630,-900 4630,-966 4630,-966 4630,-972 4624,-978 4618,-978 4618,-978 4491,-978 4491,-978 4485,-978 4479,-972 4479,-966 4479,-966 4479,-900 4479,-900 4479,-894 4485,-888 4491,-888"/>
<text text-anchor="middle" x="4554.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4554.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust514" class="cluster">
<title>cluster_board_processor_cores04_core_mmu_dtb</title>
<g id="a_clust514"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores04.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4658,-880C4658,-880 4801,-880 4801,-880 4807,-880 4813,-886 4813,-892 4813,-892 4813,-1012 4813,-1012 4813,-1018 4807,-1024 4801,-1024 4801,-1024 4658,-1024 4658,-1024 4652,-1024 4646,-1018 4646,-1012 4646,-1012 4646,-892 4646,-892 4646,-886 4652,-880 4658,-880"/>
<text text-anchor="middle" x="4729.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4729.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust515" class="cluster">
<title>cluster_board_processor_cores04_core_mmu_dtb_walker</title>
<g id="a_clust515"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores04.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M4666,-888C4666,-888 4793,-888 4793,-888 4799,-888 4805,-894 4805,-900 4805,-900 4805,-966 4805,-966 4805,-972 4799,-978 4793,-978 4793,-978 4666,-978 4666,-978 4660,-978 4654,-972 4654,-966 4654,-966 4654,-900 4654,-900 4654,-894 4660,-888 4666,-888"/>
<text text-anchor="middle" x="4729.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4729.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust631" class="cluster">
<title>cluster_board_processor_cores04_core_interrupts</title>
<g id="a_clust631"><a xlink:title="clk_domain=board.processor.cores04.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M3960,-888C3960,-888 4237,-888 4237,-888 4243,-888 4249,-894 4249,-900 4249,-900 4249,-966 4249,-966 4249,-972 4243,-978 4237,-978 4237,-978 3960,-978 3960,-978 3954,-978 3948,-972 3948,-966 3948,-966 3948,-900 3948,-900 3948,-894 3954,-888 3960,-888"/>
<text text-anchor="middle" x="4098.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4098.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust633" class="cluster">
<title>cluster_board_processor_cores05</title>
<g id="a_clust633"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M4857,-856C4857,-856 5738,-856 5738,-856 5744,-856 5750,-862 5750,-868 5750,-868 5750,-1150 5750,-1150 5750,-1156 5744,-1162 5738,-1162 5738,-1162 4857,-1162 4857,-1162 4851,-1162 4845,-1156 4845,-1150 4845,-1150 4845,-868 4845,-868 4845,-862 4851,-856 4857,-856"/>
<text text-anchor="middle" x="5297.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores05 </text>
<text text-anchor="middle" x="5297.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust634" class="cluster">
<title>cluster_board_processor_cores05_core</title>
<g id="a_clust634"><a xlink:title="branchPred=board.processor.cores05.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=5&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores05.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores05.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores05.core.interrupts&#10;isa=board.processor.cores05.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores05.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores05.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores05.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4865,-864C4865,-864 5730,-864 5730,-864 5736,-864 5742,-870 5742,-876 5742,-876 5742,-1104 5742,-1104 5742,-1110 5736,-1116 5730,-1116 5730,-1116 4865,-1116 4865,-1116 4859,-1116 4853,-1110 4853,-1104 4853,-1104 4853,-876 4853,-876 4853,-870 4859,-864 4865,-864"/>
<text text-anchor="middle" x="5297.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="5297.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust635" class="cluster">
<title>cluster_board_processor_cores05_core_mmu</title>
<g id="a_clust635"><a xlink:title="dtb=board.processor.cores05.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores05.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5388,-872C5388,-872 5722,-872 5722,-872 5728,-872 5734,-878 5734,-884 5734,-884 5734,-1058 5734,-1058 5734,-1064 5728,-1070 5722,-1070 5722,-1070 5388,-1070 5388,-1070 5382,-1070 5376,-1064 5376,-1058 5376,-1058 5376,-884 5376,-884 5376,-878 5382,-872 5388,-872"/>
<text text-anchor="middle" x="5555" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5555" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust636" class="cluster">
<title>cluster_board_processor_cores05_core_mmu_itb</title>
<g id="a_clust636"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores05.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5396,-880C5396,-880 5539,-880 5539,-880 5545,-880 5551,-886 5551,-892 5551,-892 5551,-1012 5551,-1012 5551,-1018 5545,-1024 5539,-1024 5539,-1024 5396,-1024 5396,-1024 5390,-1024 5384,-1018 5384,-1012 5384,-1012 5384,-892 5384,-892 5384,-886 5390,-880 5396,-880"/>
<text text-anchor="middle" x="5467.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5467.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust637" class="cluster">
<title>cluster_board_processor_cores05_core_mmu_itb_walker</title>
<g id="a_clust637"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores05.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M5404,-888C5404,-888 5531,-888 5531,-888 5537,-888 5543,-894 5543,-900 5543,-900 5543,-966 5543,-966 5543,-972 5537,-978 5531,-978 5531,-978 5404,-978 5404,-978 5398,-978 5392,-972 5392,-966 5392,-966 5392,-900 5392,-900 5392,-894 5398,-888 5404,-888"/>
<text text-anchor="middle" x="5467.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5467.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust639" class="cluster">
<title>cluster_board_processor_cores05_core_mmu_dtb</title>
<g id="a_clust639"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores05.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5571,-880C5571,-880 5714,-880 5714,-880 5720,-880 5726,-886 5726,-892 5726,-892 5726,-1012 5726,-1012 5726,-1018 5720,-1024 5714,-1024 5714,-1024 5571,-1024 5571,-1024 5565,-1024 5559,-1018 5559,-1012 5559,-1012 5559,-892 5559,-892 5559,-886 5565,-880 5571,-880"/>
<text text-anchor="middle" x="5642.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5642.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust640" class="cluster">
<title>cluster_board_processor_cores05_core_mmu_dtb_walker</title>
<g id="a_clust640"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores05.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M5579,-888C5579,-888 5706,-888 5706,-888 5712,-888 5718,-894 5718,-900 5718,-900 5718,-966 5718,-966 5718,-972 5712,-978 5706,-978 5706,-978 5579,-978 5579,-978 5573,-978 5567,-972 5567,-966 5567,-966 5567,-900 5567,-900 5567,-894 5573,-888 5579,-888"/>
<text text-anchor="middle" x="5642.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5642.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust756" class="cluster">
<title>cluster_board_processor_cores05_core_interrupts</title>
<g id="a_clust756"><a xlink:title="clk_domain=board.processor.cores05.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M4873,-888C4873,-888 5150,-888 5150,-888 5156,-888 5162,-894 5162,-900 5162,-900 5162,-966 5162,-966 5162,-972 5156,-978 5150,-978 5150,-978 4873,-978 4873,-978 4867,-978 4861,-972 4861,-966 4861,-966 4861,-900 4861,-900 4861,-894 4867,-888 4873,-888"/>
<text text-anchor="middle" x="5011.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5011.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust758" class="cluster">
<title>cluster_board_processor_cores06</title>
<g id="a_clust758"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M5770,-856C5770,-856 6651,-856 6651,-856 6657,-856 6663,-862 6663,-868 6663,-868 6663,-1150 6663,-1150 6663,-1156 6657,-1162 6651,-1162 6651,-1162 5770,-1162 5770,-1162 5764,-1162 5758,-1156 5758,-1150 5758,-1150 5758,-868 5758,-868 5758,-862 5764,-856 5770,-856"/>
<text text-anchor="middle" x="6210.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores06 </text>
<text text-anchor="middle" x="6210.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust759" class="cluster">
<title>cluster_board_processor_cores06_core</title>
<g id="a_clust759"><a xlink:title="branchPred=board.processor.cores06.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=6&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores06.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores06.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores06.core.interrupts&#10;isa=board.processor.cores06.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores06.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores06.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores06.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5778,-864C5778,-864 6643,-864 6643,-864 6649,-864 6655,-870 6655,-876 6655,-876 6655,-1104 6655,-1104 6655,-1110 6649,-1116 6643,-1116 6643,-1116 5778,-1116 5778,-1116 5772,-1116 5766,-1110 5766,-1104 5766,-1104 5766,-876 5766,-876 5766,-870 5772,-864 5778,-864"/>
<text text-anchor="middle" x="6210.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="6210.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust760" class="cluster">
<title>cluster_board_processor_cores06_core_mmu</title>
<g id="a_clust760"><a xlink:title="dtb=board.processor.cores06.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores06.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6301,-872C6301,-872 6635,-872 6635,-872 6641,-872 6647,-878 6647,-884 6647,-884 6647,-1058 6647,-1058 6647,-1064 6641,-1070 6635,-1070 6635,-1070 6301,-1070 6301,-1070 6295,-1070 6289,-1064 6289,-1058 6289,-1058 6289,-884 6289,-884 6289,-878 6295,-872 6301,-872"/>
<text text-anchor="middle" x="6468" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6468" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust761" class="cluster">
<title>cluster_board_processor_cores06_core_mmu_itb</title>
<g id="a_clust761"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores06.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6309,-880C6309,-880 6452,-880 6452,-880 6458,-880 6464,-886 6464,-892 6464,-892 6464,-1012 6464,-1012 6464,-1018 6458,-1024 6452,-1024 6452,-1024 6309,-1024 6309,-1024 6303,-1024 6297,-1018 6297,-1012 6297,-1012 6297,-892 6297,-892 6297,-886 6303,-880 6309,-880"/>
<text text-anchor="middle" x="6380.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6380.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust762" class="cluster">
<title>cluster_board_processor_cores06_core_mmu_itb_walker</title>
<g id="a_clust762"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores06.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M6317,-888C6317,-888 6444,-888 6444,-888 6450,-888 6456,-894 6456,-900 6456,-900 6456,-966 6456,-966 6456,-972 6450,-978 6444,-978 6444,-978 6317,-978 6317,-978 6311,-978 6305,-972 6305,-966 6305,-966 6305,-900 6305,-900 6305,-894 6311,-888 6317,-888"/>
<text text-anchor="middle" x="6380.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6380.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust764" class="cluster">
<title>cluster_board_processor_cores06_core_mmu_dtb</title>
<g id="a_clust764"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores06.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6484,-880C6484,-880 6627,-880 6627,-880 6633,-880 6639,-886 6639,-892 6639,-892 6639,-1012 6639,-1012 6639,-1018 6633,-1024 6627,-1024 6627,-1024 6484,-1024 6484,-1024 6478,-1024 6472,-1018 6472,-1012 6472,-1012 6472,-892 6472,-892 6472,-886 6478,-880 6484,-880"/>
<text text-anchor="middle" x="6555.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6555.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust765" class="cluster">
<title>cluster_board_processor_cores06_core_mmu_dtb_walker</title>
<g id="a_clust765"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores06.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M6492,-888C6492,-888 6619,-888 6619,-888 6625,-888 6631,-894 6631,-900 6631,-900 6631,-966 6631,-966 6631,-972 6625,-978 6619,-978 6619,-978 6492,-978 6492,-978 6486,-978 6480,-972 6480,-966 6480,-966 6480,-900 6480,-900 6480,-894 6486,-888 6492,-888"/>
<text text-anchor="middle" x="6555.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6555.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust881" class="cluster">
<title>cluster_board_processor_cores06_core_interrupts</title>
<g id="a_clust881"><a xlink:title="clk_domain=board.processor.cores06.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M5786,-888C5786,-888 6063,-888 6063,-888 6069,-888 6075,-894 6075,-900 6075,-900 6075,-966 6075,-966 6075,-972 6069,-978 6063,-978 6063,-978 5786,-978 5786,-978 5780,-978 5774,-972 5774,-966 5774,-966 5774,-900 5774,-900 5774,-894 5780,-888 5786,-888"/>
<text text-anchor="middle" x="5924.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5924.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust883" class="cluster">
<title>cluster_board_processor_cores07</title>
<g id="a_clust883"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M6683,-856C6683,-856 7564,-856 7564,-856 7570,-856 7576,-862 7576,-868 7576,-868 7576,-1150 7576,-1150 7576,-1156 7570,-1162 7564,-1162 7564,-1162 6683,-1162 6683,-1162 6677,-1162 6671,-1156 6671,-1150 6671,-1150 6671,-868 6671,-868 6671,-862 6677,-856 6683,-856"/>
<text text-anchor="middle" x="7123.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores07 </text>
<text text-anchor="middle" x="7123.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust884" class="cluster">
<title>cluster_board_processor_cores07_core</title>
<g id="a_clust884"><a xlink:title="branchPred=board.processor.cores07.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=7&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores07.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores07.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores07.core.interrupts&#10;isa=board.processor.cores07.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores07.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores07.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores07.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6691,-864C6691,-864 7556,-864 7556,-864 7562,-864 7568,-870 7568,-876 7568,-876 7568,-1104 7568,-1104 7568,-1110 7562,-1116 7556,-1116 7556,-1116 6691,-1116 6691,-1116 6685,-1116 6679,-1110 6679,-1104 6679,-1104 6679,-876 6679,-876 6679,-870 6685,-864 6691,-864"/>
<text text-anchor="middle" x="7123.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="7123.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_board_processor_cores07_core_mmu</title>
<g id="a_clust885"><a xlink:title="dtb=board.processor.cores07.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores07.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7214,-872C7214,-872 7548,-872 7548,-872 7554,-872 7560,-878 7560,-884 7560,-884 7560,-1058 7560,-1058 7560,-1064 7554,-1070 7548,-1070 7548,-1070 7214,-1070 7214,-1070 7208,-1070 7202,-1064 7202,-1058 7202,-1058 7202,-884 7202,-884 7202,-878 7208,-872 7214,-872"/>
<text text-anchor="middle" x="7381" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7381" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust886" class="cluster">
<title>cluster_board_processor_cores07_core_mmu_itb</title>
<g id="a_clust886"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores07.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7222,-880C7222,-880 7365,-880 7365,-880 7371,-880 7377,-886 7377,-892 7377,-892 7377,-1012 7377,-1012 7377,-1018 7371,-1024 7365,-1024 7365,-1024 7222,-1024 7222,-1024 7216,-1024 7210,-1018 7210,-1012 7210,-1012 7210,-892 7210,-892 7210,-886 7216,-880 7222,-880"/>
<text text-anchor="middle" x="7293.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7293.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust887" class="cluster">
<title>cluster_board_processor_cores07_core_mmu_itb_walker</title>
<g id="a_clust887"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores07.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7230,-888C7230,-888 7357,-888 7357,-888 7363,-888 7369,-894 7369,-900 7369,-900 7369,-966 7369,-966 7369,-972 7363,-978 7357,-978 7357,-978 7230,-978 7230,-978 7224,-978 7218,-972 7218,-966 7218,-966 7218,-900 7218,-900 7218,-894 7224,-888 7230,-888"/>
<text text-anchor="middle" x="7293.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7293.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust889" class="cluster">
<title>cluster_board_processor_cores07_core_mmu_dtb</title>
<g id="a_clust889"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores07.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7397,-880C7397,-880 7540,-880 7540,-880 7546,-880 7552,-886 7552,-892 7552,-892 7552,-1012 7552,-1012 7552,-1018 7546,-1024 7540,-1024 7540,-1024 7397,-1024 7397,-1024 7391,-1024 7385,-1018 7385,-1012 7385,-1012 7385,-892 7385,-892 7385,-886 7391,-880 7397,-880"/>
<text text-anchor="middle" x="7468.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7468.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust890" class="cluster">
<title>cluster_board_processor_cores07_core_mmu_dtb_walker</title>
<g id="a_clust890"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores07.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M7405,-888C7405,-888 7532,-888 7532,-888 7538,-888 7544,-894 7544,-900 7544,-900 7544,-966 7544,-966 7544,-972 7538,-978 7532,-978 7532,-978 7405,-978 7405,-978 7399,-978 7393,-972 7393,-966 7393,-966 7393,-900 7393,-900 7393,-894 7399,-888 7405,-888"/>
<text text-anchor="middle" x="7468.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7468.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1006" class="cluster">
<title>cluster_board_processor_cores07_core_interrupts</title>
<g id="a_clust1006"><a xlink:title="clk_domain=board.processor.cores07.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M6699,-888C6699,-888 6976,-888 6976,-888 6982,-888 6988,-894 6988,-900 6988,-900 6988,-966 6988,-966 6988,-972 6982,-978 6976,-978 6976,-978 6699,-978 6699,-978 6693,-978 6687,-972 6687,-966 6687,-966 6687,-900 6687,-900 6687,-894 6693,-888 6699,-888"/>
<text text-anchor="middle" x="6837.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6837.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1008" class="cluster">
<title>cluster_board_processor_cores08</title>
<g id="a_clust1008"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M7596,-856C7596,-856 8477,-856 8477,-856 8483,-856 8489,-862 8489,-868 8489,-868 8489,-1150 8489,-1150 8489,-1156 8483,-1162 8477,-1162 8477,-1162 7596,-1162 7596,-1162 7590,-1162 7584,-1156 7584,-1150 7584,-1150 7584,-868 7584,-868 7584,-862 7590,-856 7596,-856"/>
<text text-anchor="middle" x="8036.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores08 </text>
<text text-anchor="middle" x="8036.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1009" class="cluster">
<title>cluster_board_processor_cores08_core</title>
<g id="a_clust1009"><a xlink:title="branchPred=board.processor.cores08.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=8&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores08.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores08.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores08.core.interrupts&#10;isa=board.processor.cores08.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores08.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores08.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores08.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7604,-864C7604,-864 8469,-864 8469,-864 8475,-864 8481,-870 8481,-876 8481,-876 8481,-1104 8481,-1104 8481,-1110 8475,-1116 8469,-1116 8469,-1116 7604,-1116 7604,-1116 7598,-1116 7592,-1110 7592,-1104 7592,-1104 7592,-876 7592,-876 7592,-870 7598,-864 7604,-864"/>
<text text-anchor="middle" x="8036.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="8036.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1010" class="cluster">
<title>cluster_board_processor_cores08_core_mmu</title>
<g id="a_clust1010"><a xlink:title="dtb=board.processor.cores08.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores08.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8127,-872C8127,-872 8461,-872 8461,-872 8467,-872 8473,-878 8473,-884 8473,-884 8473,-1058 8473,-1058 8473,-1064 8467,-1070 8461,-1070 8461,-1070 8127,-1070 8127,-1070 8121,-1070 8115,-1064 8115,-1058 8115,-1058 8115,-884 8115,-884 8115,-878 8121,-872 8127,-872"/>
<text text-anchor="middle" x="8294" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8294" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1011" class="cluster">
<title>cluster_board_processor_cores08_core_mmu_itb</title>
<g id="a_clust1011"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores08.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8135,-880C8135,-880 8278,-880 8278,-880 8284,-880 8290,-886 8290,-892 8290,-892 8290,-1012 8290,-1012 8290,-1018 8284,-1024 8278,-1024 8278,-1024 8135,-1024 8135,-1024 8129,-1024 8123,-1018 8123,-1012 8123,-1012 8123,-892 8123,-892 8123,-886 8129,-880 8135,-880"/>
<text text-anchor="middle" x="8206.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8206.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1012" class="cluster">
<title>cluster_board_processor_cores08_core_mmu_itb_walker</title>
<g id="a_clust1012"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores08.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M8143,-888C8143,-888 8270,-888 8270,-888 8276,-888 8282,-894 8282,-900 8282,-900 8282,-966 8282,-966 8282,-972 8276,-978 8270,-978 8270,-978 8143,-978 8143,-978 8137,-978 8131,-972 8131,-966 8131,-966 8131,-900 8131,-900 8131,-894 8137,-888 8143,-888"/>
<text text-anchor="middle" x="8206.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8206.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1014" class="cluster">
<title>cluster_board_processor_cores08_core_mmu_dtb</title>
<g id="a_clust1014"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores08.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8310,-880C8310,-880 8453,-880 8453,-880 8459,-880 8465,-886 8465,-892 8465,-892 8465,-1012 8465,-1012 8465,-1018 8459,-1024 8453,-1024 8453,-1024 8310,-1024 8310,-1024 8304,-1024 8298,-1018 8298,-1012 8298,-1012 8298,-892 8298,-892 8298,-886 8304,-880 8310,-880"/>
<text text-anchor="middle" x="8381.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8381.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1015" class="cluster">
<title>cluster_board_processor_cores08_core_mmu_dtb_walker</title>
<g id="a_clust1015"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores08.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M8318,-888C8318,-888 8445,-888 8445,-888 8451,-888 8457,-894 8457,-900 8457,-900 8457,-966 8457,-966 8457,-972 8451,-978 8445,-978 8445,-978 8318,-978 8318,-978 8312,-978 8306,-972 8306,-966 8306,-966 8306,-900 8306,-900 8306,-894 8312,-888 8318,-888"/>
<text text-anchor="middle" x="8381.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8381.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1131" class="cluster">
<title>cluster_board_processor_cores08_core_interrupts</title>
<g id="a_clust1131"><a xlink:title="clk_domain=board.processor.cores08.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M7612,-888C7612,-888 7889,-888 7889,-888 7895,-888 7901,-894 7901,-900 7901,-900 7901,-966 7901,-966 7901,-972 7895,-978 7889,-978 7889,-978 7612,-978 7612,-978 7606,-978 7600,-972 7600,-966 7600,-966 7600,-900 7600,-900 7600,-894 7606,-888 7612,-888"/>
<text text-anchor="middle" x="7750.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7750.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1133" class="cluster">
<title>cluster_board_processor_cores09</title>
<g id="a_clust1133"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M8509,-856C8509,-856 9390,-856 9390,-856 9396,-856 9402,-862 9402,-868 9402,-868 9402,-1150 9402,-1150 9402,-1156 9396,-1162 9390,-1162 9390,-1162 8509,-1162 8509,-1162 8503,-1162 8497,-1156 8497,-1150 8497,-1150 8497,-868 8497,-868 8497,-862 8503,-856 8509,-856"/>
<text text-anchor="middle" x="8949.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores09 </text>
<text text-anchor="middle" x="8949.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1134" class="cluster">
<title>cluster_board_processor_cores09_core</title>
<g id="a_clust1134"><a xlink:title="branchPred=board.processor.cores09.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=9&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores09.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores09.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores09.core.interrupts&#10;isa=board.processor.cores09.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores09.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores09.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores09.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8517,-864C8517,-864 9382,-864 9382,-864 9388,-864 9394,-870 9394,-876 9394,-876 9394,-1104 9394,-1104 9394,-1110 9388,-1116 9382,-1116 9382,-1116 8517,-1116 8517,-1116 8511,-1116 8505,-1110 8505,-1104 8505,-1104 8505,-876 8505,-876 8505,-870 8511,-864 8517,-864"/>
<text text-anchor="middle" x="8949.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="8949.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1135" class="cluster">
<title>cluster_board_processor_cores09_core_mmu</title>
<g id="a_clust1135"><a xlink:title="dtb=board.processor.cores09.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores09.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9040,-872C9040,-872 9374,-872 9374,-872 9380,-872 9386,-878 9386,-884 9386,-884 9386,-1058 9386,-1058 9386,-1064 9380,-1070 9374,-1070 9374,-1070 9040,-1070 9040,-1070 9034,-1070 9028,-1064 9028,-1058 9028,-1058 9028,-884 9028,-884 9028,-878 9034,-872 9040,-872"/>
<text text-anchor="middle" x="9207" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9207" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1136" class="cluster">
<title>cluster_board_processor_cores09_core_mmu_itb</title>
<g id="a_clust1136"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores09.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9048,-880C9048,-880 9191,-880 9191,-880 9197,-880 9203,-886 9203,-892 9203,-892 9203,-1012 9203,-1012 9203,-1018 9197,-1024 9191,-1024 9191,-1024 9048,-1024 9048,-1024 9042,-1024 9036,-1018 9036,-1012 9036,-1012 9036,-892 9036,-892 9036,-886 9042,-880 9048,-880"/>
<text text-anchor="middle" x="9119.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9119.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1137" class="cluster">
<title>cluster_board_processor_cores09_core_mmu_itb_walker</title>
<g id="a_clust1137"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores09.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M9056,-888C9056,-888 9183,-888 9183,-888 9189,-888 9195,-894 9195,-900 9195,-900 9195,-966 9195,-966 9195,-972 9189,-978 9183,-978 9183,-978 9056,-978 9056,-978 9050,-978 9044,-972 9044,-966 9044,-966 9044,-900 9044,-900 9044,-894 9050,-888 9056,-888"/>
<text text-anchor="middle" x="9119.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9119.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1139" class="cluster">
<title>cluster_board_processor_cores09_core_mmu_dtb</title>
<g id="a_clust1139"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores09.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9223,-880C9223,-880 9366,-880 9366,-880 9372,-880 9378,-886 9378,-892 9378,-892 9378,-1012 9378,-1012 9378,-1018 9372,-1024 9366,-1024 9366,-1024 9223,-1024 9223,-1024 9217,-1024 9211,-1018 9211,-1012 9211,-1012 9211,-892 9211,-892 9211,-886 9217,-880 9223,-880"/>
<text text-anchor="middle" x="9294.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9294.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1140" class="cluster">
<title>cluster_board_processor_cores09_core_mmu_dtb_walker</title>
<g id="a_clust1140"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores09.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M9231,-888C9231,-888 9358,-888 9358,-888 9364,-888 9370,-894 9370,-900 9370,-900 9370,-966 9370,-966 9370,-972 9364,-978 9358,-978 9358,-978 9231,-978 9231,-978 9225,-978 9219,-972 9219,-966 9219,-966 9219,-900 9219,-900 9219,-894 9225,-888 9231,-888"/>
<text text-anchor="middle" x="9294.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9294.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1256" class="cluster">
<title>cluster_board_processor_cores09_core_interrupts</title>
<g id="a_clust1256"><a xlink:title="clk_domain=board.processor.cores09.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M8525,-888C8525,-888 8802,-888 8802,-888 8808,-888 8814,-894 8814,-900 8814,-900 8814,-966 8814,-966 8814,-972 8808,-978 8802,-978 8802,-978 8525,-978 8525,-978 8519,-978 8513,-972 8513,-966 8513,-966 8513,-900 8513,-900 8513,-894 8519,-888 8525,-888"/>
<text text-anchor="middle" x="8663.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8663.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1258" class="cluster">
<title>cluster_board_processor_cores10</title>
<g id="a_clust1258"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M9422,-856C9422,-856 10303,-856 10303,-856 10309,-856 10315,-862 10315,-868 10315,-868 10315,-1150 10315,-1150 10315,-1156 10309,-1162 10303,-1162 10303,-1162 9422,-1162 9422,-1162 9416,-1162 9410,-1156 9410,-1150 9410,-1150 9410,-868 9410,-868 9410,-862 9416,-856 9422,-856"/>
<text text-anchor="middle" x="9862.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores10 </text>
<text text-anchor="middle" x="9862.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1259" class="cluster">
<title>cluster_board_processor_cores10_core</title>
<g id="a_clust1259"><a xlink:title="branchPred=board.processor.cores10.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=10&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores10.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores10.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores10.core.interrupts&#10;isa=board.processor.cores10.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores10.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores10.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores10.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9430,-864C9430,-864 10295,-864 10295,-864 10301,-864 10307,-870 10307,-876 10307,-876 10307,-1104 10307,-1104 10307,-1110 10301,-1116 10295,-1116 10295,-1116 9430,-1116 9430,-1116 9424,-1116 9418,-1110 9418,-1104 9418,-1104 9418,-876 9418,-876 9418,-870 9424,-864 9430,-864"/>
<text text-anchor="middle" x="9862.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="9862.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1260" class="cluster">
<title>cluster_board_processor_cores10_core_mmu</title>
<g id="a_clust1260"><a xlink:title="dtb=board.processor.cores10.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores10.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9953,-872C9953,-872 10287,-872 10287,-872 10293,-872 10299,-878 10299,-884 10299,-884 10299,-1058 10299,-1058 10299,-1064 10293,-1070 10287,-1070 10287,-1070 9953,-1070 9953,-1070 9947,-1070 9941,-1064 9941,-1058 9941,-1058 9941,-884 9941,-884 9941,-878 9947,-872 9953,-872"/>
<text text-anchor="middle" x="10120" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10120" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1261" class="cluster">
<title>cluster_board_processor_cores10_core_mmu_itb</title>
<g id="a_clust1261"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores10.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9961,-880C9961,-880 10104,-880 10104,-880 10110,-880 10116,-886 10116,-892 10116,-892 10116,-1012 10116,-1012 10116,-1018 10110,-1024 10104,-1024 10104,-1024 9961,-1024 9961,-1024 9955,-1024 9949,-1018 9949,-1012 9949,-1012 9949,-892 9949,-892 9949,-886 9955,-880 9961,-880"/>
<text text-anchor="middle" x="10032.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10032.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1262" class="cluster">
<title>cluster_board_processor_cores10_core_mmu_itb_walker</title>
<g id="a_clust1262"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores10.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M9969,-888C9969,-888 10096,-888 10096,-888 10102,-888 10108,-894 10108,-900 10108,-900 10108,-966 10108,-966 10108,-972 10102,-978 10096,-978 10096,-978 9969,-978 9969,-978 9963,-978 9957,-972 9957,-966 9957,-966 9957,-900 9957,-900 9957,-894 9963,-888 9969,-888"/>
<text text-anchor="middle" x="10032.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10032.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1264" class="cluster">
<title>cluster_board_processor_cores10_core_mmu_dtb</title>
<g id="a_clust1264"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores10.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10136,-880C10136,-880 10279,-880 10279,-880 10285,-880 10291,-886 10291,-892 10291,-892 10291,-1012 10291,-1012 10291,-1018 10285,-1024 10279,-1024 10279,-1024 10136,-1024 10136,-1024 10130,-1024 10124,-1018 10124,-1012 10124,-1012 10124,-892 10124,-892 10124,-886 10130,-880 10136,-880"/>
<text text-anchor="middle" x="10207.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10207.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1265" class="cluster">
<title>cluster_board_processor_cores10_core_mmu_dtb_walker</title>
<g id="a_clust1265"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores10.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M10144,-888C10144,-888 10271,-888 10271,-888 10277,-888 10283,-894 10283,-900 10283,-900 10283,-966 10283,-966 10283,-972 10277,-978 10271,-978 10271,-978 10144,-978 10144,-978 10138,-978 10132,-972 10132,-966 10132,-966 10132,-900 10132,-900 10132,-894 10138,-888 10144,-888"/>
<text text-anchor="middle" x="10207.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10207.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1381" class="cluster">
<title>cluster_board_processor_cores10_core_interrupts</title>
<g id="a_clust1381"><a xlink:title="clk_domain=board.processor.cores10.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M9438,-888C9438,-888 9715,-888 9715,-888 9721,-888 9727,-894 9727,-900 9727,-900 9727,-966 9727,-966 9727,-972 9721,-978 9715,-978 9715,-978 9438,-978 9438,-978 9432,-978 9426,-972 9426,-966 9426,-966 9426,-900 9426,-900 9426,-894 9432,-888 9438,-888"/>
<text text-anchor="middle" x="9576.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9576.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1383" class="cluster">
<title>cluster_board_processor_cores11</title>
<g id="a_clust1383"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M10335,-856C10335,-856 11216,-856 11216,-856 11222,-856 11228,-862 11228,-868 11228,-868 11228,-1150 11228,-1150 11228,-1156 11222,-1162 11216,-1162 11216,-1162 10335,-1162 10335,-1162 10329,-1162 10323,-1156 10323,-1150 10323,-1150 10323,-868 10323,-868 10323,-862 10329,-856 10335,-856"/>
<text text-anchor="middle" x="10775.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores11 </text>
<text text-anchor="middle" x="10775.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1384" class="cluster">
<title>cluster_board_processor_cores11_core</title>
<g id="a_clust1384"><a xlink:title="branchPred=board.processor.cores11.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=11&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores11.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores11.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores11.core.interrupts&#10;isa=board.processor.cores11.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores11.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores11.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores11.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10343,-864C10343,-864 11208,-864 11208,-864 11214,-864 11220,-870 11220,-876 11220,-876 11220,-1104 11220,-1104 11220,-1110 11214,-1116 11208,-1116 11208,-1116 10343,-1116 10343,-1116 10337,-1116 10331,-1110 10331,-1104 10331,-1104 10331,-876 10331,-876 10331,-870 10337,-864 10343,-864"/>
<text text-anchor="middle" x="10775.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="10775.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1385" class="cluster">
<title>cluster_board_processor_cores11_core_mmu</title>
<g id="a_clust1385"><a xlink:title="dtb=board.processor.cores11.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores11.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10866,-872C10866,-872 11200,-872 11200,-872 11206,-872 11212,-878 11212,-884 11212,-884 11212,-1058 11212,-1058 11212,-1064 11206,-1070 11200,-1070 11200,-1070 10866,-1070 10866,-1070 10860,-1070 10854,-1064 10854,-1058 10854,-1058 10854,-884 10854,-884 10854,-878 10860,-872 10866,-872"/>
<text text-anchor="middle" x="11033" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11033" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1386" class="cluster">
<title>cluster_board_processor_cores11_core_mmu_itb</title>
<g id="a_clust1386"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores11.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10874,-880C10874,-880 11017,-880 11017,-880 11023,-880 11029,-886 11029,-892 11029,-892 11029,-1012 11029,-1012 11029,-1018 11023,-1024 11017,-1024 11017,-1024 10874,-1024 10874,-1024 10868,-1024 10862,-1018 10862,-1012 10862,-1012 10862,-892 10862,-892 10862,-886 10868,-880 10874,-880"/>
<text text-anchor="middle" x="10945.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10945.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1387" class="cluster">
<title>cluster_board_processor_cores11_core_mmu_itb_walker</title>
<g id="a_clust1387"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores11.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M10882,-888C10882,-888 11009,-888 11009,-888 11015,-888 11021,-894 11021,-900 11021,-900 11021,-966 11021,-966 11021,-972 11015,-978 11009,-978 11009,-978 10882,-978 10882,-978 10876,-978 10870,-972 10870,-966 10870,-966 10870,-900 10870,-900 10870,-894 10876,-888 10882,-888"/>
<text text-anchor="middle" x="10945.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10945.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1389" class="cluster">
<title>cluster_board_processor_cores11_core_mmu_dtb</title>
<g id="a_clust1389"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores11.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11049,-880C11049,-880 11192,-880 11192,-880 11198,-880 11204,-886 11204,-892 11204,-892 11204,-1012 11204,-1012 11204,-1018 11198,-1024 11192,-1024 11192,-1024 11049,-1024 11049,-1024 11043,-1024 11037,-1018 11037,-1012 11037,-1012 11037,-892 11037,-892 11037,-886 11043,-880 11049,-880"/>
<text text-anchor="middle" x="11120.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11120.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1390" class="cluster">
<title>cluster_board_processor_cores11_core_mmu_dtb_walker</title>
<g id="a_clust1390"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores11.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M11057,-888C11057,-888 11184,-888 11184,-888 11190,-888 11196,-894 11196,-900 11196,-900 11196,-966 11196,-966 11196,-972 11190,-978 11184,-978 11184,-978 11057,-978 11057,-978 11051,-978 11045,-972 11045,-966 11045,-966 11045,-900 11045,-900 11045,-894 11051,-888 11057,-888"/>
<text text-anchor="middle" x="11120.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11120.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1506" class="cluster">
<title>cluster_board_processor_cores11_core_interrupts</title>
<g id="a_clust1506"><a xlink:title="clk_domain=board.processor.cores11.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M10351,-888C10351,-888 10628,-888 10628,-888 10634,-888 10640,-894 10640,-900 10640,-900 10640,-966 10640,-966 10640,-972 10634,-978 10628,-978 10628,-978 10351,-978 10351,-978 10345,-978 10339,-972 10339,-966 10339,-966 10339,-900 10339,-900 10339,-894 10345,-888 10351,-888"/>
<text text-anchor="middle" x="10489.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10489.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1508" class="cluster">
<title>cluster_board_processor_cores12</title>
<g id="a_clust1508"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M11248,-856C11248,-856 12129,-856 12129,-856 12135,-856 12141,-862 12141,-868 12141,-868 12141,-1150 12141,-1150 12141,-1156 12135,-1162 12129,-1162 12129,-1162 11248,-1162 11248,-1162 11242,-1162 11236,-1156 11236,-1150 11236,-1150 11236,-868 11236,-868 11236,-862 11242,-856 11248,-856"/>
<text text-anchor="middle" x="11688.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores12 </text>
<text text-anchor="middle" x="11688.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1509" class="cluster">
<title>cluster_board_processor_cores12_core</title>
<g id="a_clust1509"><a xlink:title="branchPred=board.processor.cores12.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=12&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores12.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores12.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores12.core.interrupts&#10;isa=board.processor.cores12.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores12.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores12.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores12.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M11256,-864C11256,-864 12121,-864 12121,-864 12127,-864 12133,-870 12133,-876 12133,-876 12133,-1104 12133,-1104 12133,-1110 12127,-1116 12121,-1116 12121,-1116 11256,-1116 11256,-1116 11250,-1116 11244,-1110 11244,-1104 11244,-1104 11244,-876 11244,-876 11244,-870 11250,-864 11256,-864"/>
<text text-anchor="middle" x="11688.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="11688.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1510" class="cluster">
<title>cluster_board_processor_cores12_core_mmu</title>
<g id="a_clust1510"><a xlink:title="dtb=board.processor.cores12.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores12.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11779,-872C11779,-872 12113,-872 12113,-872 12119,-872 12125,-878 12125,-884 12125,-884 12125,-1058 12125,-1058 12125,-1064 12119,-1070 12113,-1070 12113,-1070 11779,-1070 11779,-1070 11773,-1070 11767,-1064 11767,-1058 11767,-1058 11767,-884 11767,-884 11767,-878 11773,-872 11779,-872"/>
<text text-anchor="middle" x="11946" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11946" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1511" class="cluster">
<title>cluster_board_processor_cores12_core_mmu_itb</title>
<g id="a_clust1511"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores12.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11787,-880C11787,-880 11930,-880 11930,-880 11936,-880 11942,-886 11942,-892 11942,-892 11942,-1012 11942,-1012 11942,-1018 11936,-1024 11930,-1024 11930,-1024 11787,-1024 11787,-1024 11781,-1024 11775,-1018 11775,-1012 11775,-1012 11775,-892 11775,-892 11775,-886 11781,-880 11787,-880"/>
<text text-anchor="middle" x="11858.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11858.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1512" class="cluster">
<title>cluster_board_processor_cores12_core_mmu_itb_walker</title>
<g id="a_clust1512"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores12.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M11795,-888C11795,-888 11922,-888 11922,-888 11928,-888 11934,-894 11934,-900 11934,-900 11934,-966 11934,-966 11934,-972 11928,-978 11922,-978 11922,-978 11795,-978 11795,-978 11789,-978 11783,-972 11783,-966 11783,-966 11783,-900 11783,-900 11783,-894 11789,-888 11795,-888"/>
<text text-anchor="middle" x="11858.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11858.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1514" class="cluster">
<title>cluster_board_processor_cores12_core_mmu_dtb</title>
<g id="a_clust1514"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores12.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11962,-880C11962,-880 12105,-880 12105,-880 12111,-880 12117,-886 12117,-892 12117,-892 12117,-1012 12117,-1012 12117,-1018 12111,-1024 12105,-1024 12105,-1024 11962,-1024 11962,-1024 11956,-1024 11950,-1018 11950,-1012 11950,-1012 11950,-892 11950,-892 11950,-886 11956,-880 11962,-880"/>
<text text-anchor="middle" x="12033.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12033.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1515" class="cluster">
<title>cluster_board_processor_cores12_core_mmu_dtb_walker</title>
<g id="a_clust1515"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores12.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M11970,-888C11970,-888 12097,-888 12097,-888 12103,-888 12109,-894 12109,-900 12109,-900 12109,-966 12109,-966 12109,-972 12103,-978 12097,-978 12097,-978 11970,-978 11970,-978 11964,-978 11958,-972 11958,-966 11958,-966 11958,-900 11958,-900 11958,-894 11964,-888 11970,-888"/>
<text text-anchor="middle" x="12033.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12033.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1631" class="cluster">
<title>cluster_board_processor_cores12_core_interrupts</title>
<g id="a_clust1631"><a xlink:title="clk_domain=board.processor.cores12.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M11264,-888C11264,-888 11541,-888 11541,-888 11547,-888 11553,-894 11553,-900 11553,-900 11553,-966 11553,-966 11553,-972 11547,-978 11541,-978 11541,-978 11264,-978 11264,-978 11258,-978 11252,-972 11252,-966 11252,-966 11252,-900 11252,-900 11252,-894 11258,-888 11264,-888"/>
<text text-anchor="middle" x="11402.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="11402.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1633" class="cluster">
<title>cluster_board_processor_cores13</title>
<g id="a_clust1633"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M12161,-856C12161,-856 13042,-856 13042,-856 13048,-856 13054,-862 13054,-868 13054,-868 13054,-1150 13054,-1150 13054,-1156 13048,-1162 13042,-1162 13042,-1162 12161,-1162 12161,-1162 12155,-1162 12149,-1156 12149,-1150 12149,-1150 12149,-868 12149,-868 12149,-862 12155,-856 12161,-856"/>
<text text-anchor="middle" x="12601.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores13 </text>
<text text-anchor="middle" x="12601.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1634" class="cluster">
<title>cluster_board_processor_cores13_core</title>
<g id="a_clust1634"><a xlink:title="branchPred=board.processor.cores13.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=13&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores13.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores13.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores13.core.interrupts&#10;isa=board.processor.cores13.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores13.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores13.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores13.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M12169,-864C12169,-864 13034,-864 13034,-864 13040,-864 13046,-870 13046,-876 13046,-876 13046,-1104 13046,-1104 13046,-1110 13040,-1116 13034,-1116 13034,-1116 12169,-1116 12169,-1116 12163,-1116 12157,-1110 12157,-1104 12157,-1104 12157,-876 12157,-876 12157,-870 12163,-864 12169,-864"/>
<text text-anchor="middle" x="12601.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="12601.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1635" class="cluster">
<title>cluster_board_processor_cores13_core_mmu</title>
<g id="a_clust1635"><a xlink:title="dtb=board.processor.cores13.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores13.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M12692,-872C12692,-872 13026,-872 13026,-872 13032,-872 13038,-878 13038,-884 13038,-884 13038,-1058 13038,-1058 13038,-1064 13032,-1070 13026,-1070 13026,-1070 12692,-1070 12692,-1070 12686,-1070 12680,-1064 12680,-1058 12680,-1058 12680,-884 12680,-884 12680,-878 12686,-872 12692,-872"/>
<text text-anchor="middle" x="12859" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="12859" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1636" class="cluster">
<title>cluster_board_processor_cores13_core_mmu_itb</title>
<g id="a_clust1636"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores13.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12700,-880C12700,-880 12843,-880 12843,-880 12849,-880 12855,-886 12855,-892 12855,-892 12855,-1012 12855,-1012 12855,-1018 12849,-1024 12843,-1024 12843,-1024 12700,-1024 12700,-1024 12694,-1024 12688,-1018 12688,-1012 12688,-1012 12688,-892 12688,-892 12688,-886 12694,-880 12700,-880"/>
<text text-anchor="middle" x="12771.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="12771.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1637" class="cluster">
<title>cluster_board_processor_cores13_core_mmu_itb_walker</title>
<g id="a_clust1637"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores13.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M12708,-888C12708,-888 12835,-888 12835,-888 12841,-888 12847,-894 12847,-900 12847,-900 12847,-966 12847,-966 12847,-972 12841,-978 12835,-978 12835,-978 12708,-978 12708,-978 12702,-978 12696,-972 12696,-966 12696,-966 12696,-900 12696,-900 12696,-894 12702,-888 12708,-888"/>
<text text-anchor="middle" x="12771.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12771.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1639" class="cluster">
<title>cluster_board_processor_cores13_core_mmu_dtb</title>
<g id="a_clust1639"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores13.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M12875,-880C12875,-880 13018,-880 13018,-880 13024,-880 13030,-886 13030,-892 13030,-892 13030,-1012 13030,-1012 13030,-1018 13024,-1024 13018,-1024 13018,-1024 12875,-1024 12875,-1024 12869,-1024 12863,-1018 12863,-1012 12863,-1012 12863,-892 12863,-892 12863,-886 12869,-880 12875,-880"/>
<text text-anchor="middle" x="12946.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="12946.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1640" class="cluster">
<title>cluster_board_processor_cores13_core_mmu_dtb_walker</title>
<g id="a_clust1640"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores13.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M12883,-888C12883,-888 13010,-888 13010,-888 13016,-888 13022,-894 13022,-900 13022,-900 13022,-966 13022,-966 13022,-972 13016,-978 13010,-978 13010,-978 12883,-978 12883,-978 12877,-978 12871,-972 12871,-966 12871,-966 12871,-900 12871,-900 12871,-894 12877,-888 12883,-888"/>
<text text-anchor="middle" x="12946.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="12946.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1756" class="cluster">
<title>cluster_board_processor_cores13_core_interrupts</title>
<g id="a_clust1756"><a xlink:title="clk_domain=board.processor.cores13.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M12177,-888C12177,-888 12454,-888 12454,-888 12460,-888 12466,-894 12466,-900 12466,-900 12466,-966 12466,-966 12466,-972 12460,-978 12454,-978 12454,-978 12177,-978 12177,-978 12171,-978 12165,-972 12165,-966 12165,-966 12165,-900 12165,-900 12165,-894 12171,-888 12177,-888"/>
<text text-anchor="middle" x="12315.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="12315.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1758" class="cluster">
<title>cluster_board_processor_cores14</title>
<g id="a_clust1758"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M13074,-856C13074,-856 13955,-856 13955,-856 13961,-856 13967,-862 13967,-868 13967,-868 13967,-1150 13967,-1150 13967,-1156 13961,-1162 13955,-1162 13955,-1162 13074,-1162 13074,-1162 13068,-1162 13062,-1156 13062,-1150 13062,-1150 13062,-868 13062,-868 13062,-862 13068,-856 13074,-856"/>
<text text-anchor="middle" x="13514.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores14 </text>
<text text-anchor="middle" x="13514.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1759" class="cluster">
<title>cluster_board_processor_cores14_core</title>
<g id="a_clust1759"><a xlink:title="branchPred=board.processor.cores14.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=14&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores14.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores14.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores14.core.interrupts&#10;isa=board.processor.cores14.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores14.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores14.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores14.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13082,-864C13082,-864 13947,-864 13947,-864 13953,-864 13959,-870 13959,-876 13959,-876 13959,-1104 13959,-1104 13959,-1110 13953,-1116 13947,-1116 13947,-1116 13082,-1116 13082,-1116 13076,-1116 13070,-1110 13070,-1104 13070,-1104 13070,-876 13070,-876 13070,-870 13076,-864 13082,-864"/>
<text text-anchor="middle" x="13514.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="13514.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1760" class="cluster">
<title>cluster_board_processor_cores14_core_mmu</title>
<g id="a_clust1760"><a xlink:title="dtb=board.processor.cores14.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores14.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M13605,-872C13605,-872 13939,-872 13939,-872 13945,-872 13951,-878 13951,-884 13951,-884 13951,-1058 13951,-1058 13951,-1064 13945,-1070 13939,-1070 13939,-1070 13605,-1070 13605,-1070 13599,-1070 13593,-1064 13593,-1058 13593,-1058 13593,-884 13593,-884 13593,-878 13599,-872 13605,-872"/>
<text text-anchor="middle" x="13772" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="13772" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1761" class="cluster">
<title>cluster_board_processor_cores14_core_mmu_itb</title>
<g id="a_clust1761"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores14.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13613,-880C13613,-880 13756,-880 13756,-880 13762,-880 13768,-886 13768,-892 13768,-892 13768,-1012 13768,-1012 13768,-1018 13762,-1024 13756,-1024 13756,-1024 13613,-1024 13613,-1024 13607,-1024 13601,-1018 13601,-1012 13601,-1012 13601,-892 13601,-892 13601,-886 13607,-880 13613,-880"/>
<text text-anchor="middle" x="13684.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="13684.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1762" class="cluster">
<title>cluster_board_processor_cores14_core_mmu_itb_walker</title>
<g id="a_clust1762"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores14.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M13621,-888C13621,-888 13748,-888 13748,-888 13754,-888 13760,-894 13760,-900 13760,-900 13760,-966 13760,-966 13760,-972 13754,-978 13748,-978 13748,-978 13621,-978 13621,-978 13615,-978 13609,-972 13609,-966 13609,-966 13609,-900 13609,-900 13609,-894 13615,-888 13621,-888"/>
<text text-anchor="middle" x="13684.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13684.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1764" class="cluster">
<title>cluster_board_processor_cores14_core_mmu_dtb</title>
<g id="a_clust1764"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores14.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M13788,-880C13788,-880 13931,-880 13931,-880 13937,-880 13943,-886 13943,-892 13943,-892 13943,-1012 13943,-1012 13943,-1018 13937,-1024 13931,-1024 13931,-1024 13788,-1024 13788,-1024 13782,-1024 13776,-1018 13776,-1012 13776,-1012 13776,-892 13776,-892 13776,-886 13782,-880 13788,-880"/>
<text text-anchor="middle" x="13859.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="13859.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1765" class="cluster">
<title>cluster_board_processor_cores14_core_mmu_dtb_walker</title>
<g id="a_clust1765"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores14.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M13796,-888C13796,-888 13923,-888 13923,-888 13929,-888 13935,-894 13935,-900 13935,-900 13935,-966 13935,-966 13935,-972 13929,-978 13923,-978 13923,-978 13796,-978 13796,-978 13790,-978 13784,-972 13784,-966 13784,-966 13784,-900 13784,-900 13784,-894 13790,-888 13796,-888"/>
<text text-anchor="middle" x="13859.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="13859.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1881" class="cluster">
<title>cluster_board_processor_cores14_core_interrupts</title>
<g id="a_clust1881"><a xlink:title="clk_domain=board.processor.cores14.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M13090,-888C13090,-888 13367,-888 13367,-888 13373,-888 13379,-894 13379,-900 13379,-900 13379,-966 13379,-966 13379,-972 13373,-978 13367,-978 13367,-978 13090,-978 13090,-978 13084,-978 13078,-972 13078,-966 13078,-966 13078,-900 13078,-900 13078,-894 13084,-888 13090,-888"/>
<text text-anchor="middle" x="13228.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="13228.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust1883" class="cluster">
<title>cluster_board_processor_cores15</title>
<g id="a_clust1883"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M13987,-856C13987,-856 14868,-856 14868,-856 14874,-856 14880,-862 14880,-868 14880,-868 14880,-1150 14880,-1150 14880,-1156 14874,-1162 14868,-1162 14868,-1162 13987,-1162 13987,-1162 13981,-1162 13975,-1156 13975,-1150 13975,-1150 13975,-868 13975,-868 13975,-862 13981,-856 13987,-856"/>
<text text-anchor="middle" x="14427.5" y="-1146.8" font-family="Arial" font-size="14.00" fill="#000000">cores15 </text>
<text text-anchor="middle" x="14427.5" y="-1131.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust1884" class="cluster">
<title>cluster_board_processor_cores15_core</title>
<g id="a_clust1884"><a xlink:title="branchPred=board.processor.cores15.core.branchPred&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=15&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=board.processor.cores15.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=board.processor.cores15.core.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores15.core.interrupts&#10;isa=board.processor.cores15.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores15.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores15.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;threadPolicy=RoundRobin&#10;tracer=board.processor.cores15.core.tracer&#10;workload=board.processor.cores00.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M13995,-864C13995,-864 14860,-864 14860,-864 14866,-864 14872,-870 14872,-876 14872,-876 14872,-1104 14872,-1104 14872,-1110 14866,-1116 14860,-1116 14860,-1116 13995,-1116 13995,-1116 13989,-1116 13983,-1110 13983,-1104 13983,-1104 13983,-876 13983,-876 13983,-870 13989,-864 13995,-864"/>
<text text-anchor="middle" x="14427.5" y="-1100.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="14427.5" y="-1085.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MinorCPU</text>
</a>
</g>
</g>
<g id="clust1885" class="cluster">
<title>cluster_board_processor_cores15_core_mmu</title>
<g id="a_clust1885"><a xlink:title="dtb=board.processor.cores15.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores15.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M14518,-872C14518,-872 14852,-872 14852,-872 14858,-872 14864,-878 14864,-884 14864,-884 14864,-1058 14864,-1058 14864,-1064 14858,-1070 14852,-1070 14852,-1070 14518,-1070 14518,-1070 14512,-1070 14506,-1064 14506,-1058 14506,-1058 14506,-884 14506,-884 14506,-878 14512,-872 14518,-872"/>
<text text-anchor="middle" x="14685" y="-1054.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="14685" y="-1039.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust1886" class="cluster">
<title>cluster_board_processor_cores15_core_mmu_itb</title>
<g id="a_clust1886"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores15.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14526,-880C14526,-880 14669,-880 14669,-880 14675,-880 14681,-886 14681,-892 14681,-892 14681,-1012 14681,-1012 14681,-1018 14675,-1024 14669,-1024 14669,-1024 14526,-1024 14526,-1024 14520,-1024 14514,-1018 14514,-1012 14514,-1012 14514,-892 14514,-892 14514,-886 14520,-880 14526,-880"/>
<text text-anchor="middle" x="14597.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="14597.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1887" class="cluster">
<title>cluster_board_processor_cores15_core_mmu_itb_walker</title>
<g id="a_clust1887"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores15.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M14534,-888C14534,-888 14661,-888 14661,-888 14667,-888 14673,-894 14673,-900 14673,-900 14673,-966 14673,-966 14673,-972 14667,-978 14661,-978 14661,-978 14534,-978 14534,-978 14528,-978 14522,-972 14522,-966 14522,-966 14522,-900 14522,-900 14522,-894 14528,-888 14534,-888"/>
<text text-anchor="middle" x="14597.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14597.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust1889" class="cluster">
<title>cluster_board_processor_cores15_core_mmu_dtb</title>
<g id="a_clust1889"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores15.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M14701,-880C14701,-880 14844,-880 14844,-880 14850,-880 14856,-886 14856,-892 14856,-892 14856,-1012 14856,-1012 14856,-1018 14850,-1024 14844,-1024 14844,-1024 14701,-1024 14701,-1024 14695,-1024 14689,-1018 14689,-1012 14689,-1012 14689,-892 14689,-892 14689,-886 14695,-880 14701,-880"/>
<text text-anchor="middle" x="14772.5" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="14772.5" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust1890" class="cluster">
<title>cluster_board_processor_cores15_core_mmu_dtb_walker</title>
<g id="a_clust1890"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores15.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M14709,-888C14709,-888 14836,-888 14836,-888 14842,-888 14848,-894 14848,-900 14848,-900 14848,-966 14848,-966 14848,-972 14842,-978 14836,-978 14836,-978 14709,-978 14709,-978 14703,-978 14697,-972 14697,-966 14697,-966 14697,-900 14697,-900 14697,-894 14703,-888 14709,-888"/>
<text text-anchor="middle" x="14772.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="14772.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust2006" class="cluster">
<title>cluster_board_processor_cores15_core_interrupts</title>
<g id="a_clust2006"><a xlink:title="clk_domain=board.processor.cores15.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M14003,-888C14003,-888 14280,-888 14280,-888 14286,-888 14292,-894 14292,-900 14292,-900 14292,-966 14292,-966 14292,-972 14286,-978 14280,-978 14280,-978 14003,-978 14003,-978 13997,-978 13991,-972 13991,-966 13991,-966 13991,-900 13991,-900 13991,-894 13997,-888 14003,-888"/>
<text text-anchor="middle" x="14141.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="14141.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust2008" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust2008"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-880C136,-880 252,-880 252,-880 258,-880 264,-886 264,-892 264,-892 264,-1012 264,-1012 264,-1018 258,-1024 252,-1024 252,-1024 136,-1024 136,-1024 130,-1024 124,-1018 124,-1012 124,-1012 124,-892 124,-892 124,-886 130,-880 136,-880"/>
<text text-anchor="middle" x="194" y="-1008.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-993.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust2009" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust2009"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-888C191,-888 244,-888 244,-888 250,-888 256,-894 256,-900 256,-900 256,-966 256,-966 256,-972 250,-978 244,-978 244,-978 191,-978 191,-978 185,-978 179,-972 179,-966 179,-966 179,-900 179,-900 179,-894 185,-888 191,-888"/>
<text text-anchor="middle" x="217.5" y="-962.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-947.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust2013" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust2013"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 12692,-24 12692,-24 12698,-24 12704,-30 12704,-36 12704,-36 12704,-828 12704,-828 12704,-834 12698,-840 12692,-840 12692,-840 36,-840 36,-840 30,-840 24,-834 24,-828 24,-828 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="6364" y="-824.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="6364" y="-809.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2SharedL3CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust2014" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust2014"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M6670,-566C6670,-566 6982,-566 6982,-566 6988,-566 6994,-572 6994,-578 6994,-578 6994,-782 6994,-782 6994,-788 6988,-794 6982,-794 6982,-794 6670,-794 6670,-794 6664,-794 6658,-788 6658,-782 6658,-782 6658,-578 6658,-578 6658,-572 6664,-566 6670,-566"/>
<text text-anchor="middle" x="6826" y="-778.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="6826" y="-763.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust2017" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust2017"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M6678,-574C6678,-574 6792,-574 6792,-574 6798,-574 6804,-580 6804,-586 6804,-586 6804,-652 6804,-652 6804,-658 6798,-664 6792,-664 6792,-664 6678,-664 6678,-664 6672,-664 6666,-658 6666,-652 6666,-652 6666,-586 6666,-586 6666,-580 6672,-574 6678,-574"/>
<text text-anchor="middle" x="6735" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="6735" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust2019" class="cluster">
<title>cluster_board_cache_hierarchy_l3_bus</title>
<g id="a_clust2019"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l3_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M6319,-444C6319,-444 6555,-444 6555,-444 6561,-444 6567,-450 6567,-456 6567,-456 6567,-522 6567,-522 6567,-528 6561,-534 6555,-534 6555,-534 6319,-534 6319,-534 6313,-534 6307,-528 6307,-522 6307,-522 6307,-456 6307,-456 6307,-450 6313,-444 6319,-444"/>
<text text-anchor="middle" x="6437" y="-518.8" font-family="Arial" font-size="14.00" fill="#000000">l3_bus </text>
<text text-anchor="middle" x="6437" y="-503.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2022" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00</title>
<g id="a_clust2022"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 804,-32 804,-32 810,-32 816,-38 816,-44 816,-44 816,-424 816,-424 816,-430 810,-436 804,-436 804,-436 44,-436 44,-436 38,-436 32,-430 32,-424 32,-424 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="424" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters00 </text>
<text text-anchor="middle" x="424" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2023" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00_l1i_cache</title>
<g id="a_clust2023"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters00.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters00.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters00.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters00.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M52,-40C52,-40 214,-40 214,-40 220,-40 226,-46 226,-52 226,-52 226,-118 226,-118 226,-124 220,-130 214,-130 214,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="133" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="133" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2033" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00_l1d_cache</title>
<g id="a_clust2033"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters00.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters00.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters00.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters00.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M246,-40C246,-40 408,-40 408,-40 414,-40 420,-46 420,-52 420,-52 420,-118 420,-118 420,-124 414,-130 408,-130 408,-130 246,-130 246,-130 240,-130 234,-124 234,-118 234,-118 234,-52 234,-52 234,-46 240,-40 246,-40"/>
<text text-anchor="middle" x="327" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="327" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2043" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00_l2_cache</title>
<g id="a_clust2043"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters00.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters00.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters00.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters00.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M424,-300C424,-300 586,-300 586,-300 592,-300 598,-306 598,-312 598,-312 598,-378 598,-378 598,-384 592,-390 586,-390 586,-390 424,-390 424,-390 418,-390 412,-384 412,-378 412,-378 412,-312 412,-312 412,-306 418,-300 424,-300"/>
<text text-anchor="middle" x="505" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="505" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2053" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00_l2_bus</title>
<g id="a_clust2053"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters00.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters00.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M290,-170C290,-170 526,-170 526,-170 532,-170 538,-176 538,-182 538,-182 538,-248 538,-248 538,-254 532,-260 526,-260 526,-260 290,-260 290,-260 284,-260 278,-254 278,-248 278,-248 278,-182 278,-182 278,-176 284,-170 290,-170"/>
<text text-anchor="middle" x="408" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="408" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2056" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00_iptw_cache</title>
<g id="a_clust2056"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters00.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters00.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters00.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M440,-40C440,-40 602,-40 602,-40 608,-40 614,-46 614,-52 614,-52 614,-118 614,-118 614,-124 608,-130 602,-130 602,-130 440,-130 440,-130 434,-130 428,-124 428,-118 428,-118 428,-52 428,-52 428,-46 434,-40 440,-40"/>
<text text-anchor="middle" x="521" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="521" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2062" class="cluster">
<title>cluster_board_cache_hierarchy_clusters00_dptw_cache</title>
<g id="a_clust2062"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters00.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters00.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters00.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M634,-40C634,-40 796,-40 796,-40 802,-40 808,-46 808,-52 808,-52 808,-118 808,-118 808,-124 802,-130 796,-130 796,-130 634,-130 634,-130 628,-130 622,-124 622,-118 622,-118 622,-52 622,-52 622,-46 628,-40 634,-40"/>
<text text-anchor="middle" x="715" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="715" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2068" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01</title>
<g id="a_clust2068"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M836,-32C836,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-424 1608,-424 1608,-430 1602,-436 1596,-436 1596,-436 836,-436 836,-436 830,-436 824,-430 824,-424 824,-424 824,-44 824,-44 824,-38 830,-32 836,-32"/>
<text text-anchor="middle" x="1216" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters01 </text>
<text text-anchor="middle" x="1216" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2069" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01_l1i_cache</title>
<g id="a_clust2069"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters01.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters01.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters01.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters01.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M844,-40C844,-40 1006,-40 1006,-40 1012,-40 1018,-46 1018,-52 1018,-52 1018,-118 1018,-118 1018,-124 1012,-130 1006,-130 1006,-130 844,-130 844,-130 838,-130 832,-124 832,-118 832,-118 832,-52 832,-52 832,-46 838,-40 844,-40"/>
<text text-anchor="middle" x="925" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="925" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2079" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01_l1d_cache</title>
<g id="a_clust2079"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters01.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters01.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters01.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters01.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1038,-40C1038,-40 1200,-40 1200,-40 1206,-40 1212,-46 1212,-52 1212,-52 1212,-118 1212,-118 1212,-124 1206,-130 1200,-130 1200,-130 1038,-130 1038,-130 1032,-130 1026,-124 1026,-118 1026,-118 1026,-52 1026,-52 1026,-46 1032,-40 1038,-40"/>
<text text-anchor="middle" x="1119" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1119" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2089" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01_l2_cache</title>
<g id="a_clust2089"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters01.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters01.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters01.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters01.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1217,-300C1217,-300 1379,-300 1379,-300 1385,-300 1391,-306 1391,-312 1391,-312 1391,-378 1391,-378 1391,-384 1385,-390 1379,-390 1379,-390 1217,-390 1217,-390 1211,-390 1205,-384 1205,-378 1205,-378 1205,-312 1205,-312 1205,-306 1211,-300 1217,-300"/>
<text text-anchor="middle" x="1298" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="1298" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2099" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01_l2_bus</title>
<g id="a_clust2099"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters01.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters01.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1082,-170C1082,-170 1318,-170 1318,-170 1324,-170 1330,-176 1330,-182 1330,-182 1330,-248 1330,-248 1330,-254 1324,-260 1318,-260 1318,-260 1082,-260 1082,-260 1076,-260 1070,-254 1070,-248 1070,-248 1070,-182 1070,-182 1070,-176 1076,-170 1082,-170"/>
<text text-anchor="middle" x="1200" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1200" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2102" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01_iptw_cache</title>
<g id="a_clust2102"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters01.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters01.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters01.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1232,-40C1232,-40 1394,-40 1394,-40 1400,-40 1406,-46 1406,-52 1406,-52 1406,-118 1406,-118 1406,-124 1400,-130 1394,-130 1394,-130 1232,-130 1232,-130 1226,-130 1220,-124 1220,-118 1220,-118 1220,-52 1220,-52 1220,-46 1226,-40 1232,-40"/>
<text text-anchor="middle" x="1313" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="1313" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2108" class="cluster">
<title>cluster_board_cache_hierarchy_clusters01_dptw_cache</title>
<g id="a_clust2108"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters01.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters01.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters01.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M1426,-40C1426,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-118 1600,-118 1600,-124 1594,-130 1588,-130 1588,-130 1426,-130 1426,-130 1420,-130 1414,-124 1414,-118 1414,-118 1414,-52 1414,-52 1414,-46 1420,-40 1426,-40"/>
<text text-anchor="middle" x="1507" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="1507" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2114" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02</title>
<g id="a_clust2114"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1628,-32C1628,-32 2388,-32 2388,-32 2394,-32 2400,-38 2400,-44 2400,-44 2400,-424 2400,-424 2400,-430 2394,-436 2388,-436 2388,-436 1628,-436 1628,-436 1622,-436 1616,-430 1616,-424 1616,-424 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="2008" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters02 </text>
<text text-anchor="middle" x="2008" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2115" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02_l1i_cache</title>
<g id="a_clust2115"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters02.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters02.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters02.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters02.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1636,-40C1636,-40 1798,-40 1798,-40 1804,-40 1810,-46 1810,-52 1810,-52 1810,-118 1810,-118 1810,-124 1804,-130 1798,-130 1798,-130 1636,-130 1636,-130 1630,-130 1624,-124 1624,-118 1624,-118 1624,-52 1624,-52 1624,-46 1630,-40 1636,-40"/>
<text text-anchor="middle" x="1717" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="1717" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2125" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02_l1d_cache</title>
<g id="a_clust2125"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters02.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters02.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters02.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters02.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M1830,-40C1830,-40 1992,-40 1992,-40 1998,-40 2004,-46 2004,-52 2004,-52 2004,-118 2004,-118 2004,-124 1998,-130 1992,-130 1992,-130 1830,-130 1830,-130 1824,-130 1818,-124 1818,-118 1818,-118 1818,-52 1818,-52 1818,-46 1824,-40 1830,-40"/>
<text text-anchor="middle" x="1911" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="1911" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2135" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02_l2_cache</title>
<g id="a_clust2135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters02.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters02.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters02.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters02.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2008,-300C2008,-300 2170,-300 2170,-300 2176,-300 2182,-306 2182,-312 2182,-312 2182,-378 2182,-378 2182,-384 2176,-390 2170,-390 2170,-390 2008,-390 2008,-390 2002,-390 1996,-384 1996,-378 1996,-378 1996,-312 1996,-312 1996,-306 2002,-300 2008,-300"/>
<text text-anchor="middle" x="2089" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="2089" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2145" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02_l2_bus</title>
<g id="a_clust2145"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters02.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters02.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1874,-170C1874,-170 2110,-170 2110,-170 2116,-170 2122,-176 2122,-182 2122,-182 2122,-248 2122,-248 2122,-254 2116,-260 2110,-260 2110,-260 1874,-260 1874,-260 1868,-260 1862,-254 1862,-248 1862,-248 1862,-182 1862,-182 1862,-176 1868,-170 1874,-170"/>
<text text-anchor="middle" x="1992" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="1992" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2148" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02_iptw_cache</title>
<g id="a_clust2148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters02.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters02.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters02.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2024,-40C2024,-40 2186,-40 2186,-40 2192,-40 2198,-46 2198,-52 2198,-52 2198,-118 2198,-118 2198,-124 2192,-130 2186,-130 2186,-130 2024,-130 2024,-130 2018,-130 2012,-124 2012,-118 2012,-118 2012,-52 2012,-52 2012,-46 2018,-40 2024,-40"/>
<text text-anchor="middle" x="2105" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="2105" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2154" class="cluster">
<title>cluster_board_cache_hierarchy_clusters02_dptw_cache</title>
<g id="a_clust2154"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters02.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters02.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters02.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2218,-40C2218,-40 2380,-40 2380,-40 2386,-40 2392,-46 2392,-52 2392,-52 2392,-118 2392,-118 2392,-124 2386,-130 2380,-130 2380,-130 2218,-130 2218,-130 2212,-130 2206,-124 2206,-118 2206,-118 2206,-52 2206,-52 2206,-46 2212,-40 2218,-40"/>
<text text-anchor="middle" x="2299" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="2299" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2160" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03</title>
<g id="a_clust2160"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M2420,-32C2420,-32 3180,-32 3180,-32 3186,-32 3192,-38 3192,-44 3192,-44 3192,-424 3192,-424 3192,-430 3186,-436 3180,-436 3180,-436 2420,-436 2420,-436 2414,-436 2408,-430 2408,-424 2408,-424 2408,-44 2408,-44 2408,-38 2414,-32 2420,-32"/>
<text text-anchor="middle" x="2800" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters03 </text>
<text text-anchor="middle" x="2800" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2161" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03_l1i_cache</title>
<g id="a_clust2161"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters03.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters03.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters03.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters03.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M2428,-40C2428,-40 2590,-40 2590,-40 2596,-40 2602,-46 2602,-52 2602,-52 2602,-118 2602,-118 2602,-124 2596,-130 2590,-130 2590,-130 2428,-130 2428,-130 2422,-130 2416,-124 2416,-118 2416,-118 2416,-52 2416,-52 2416,-46 2422,-40 2428,-40"/>
<text text-anchor="middle" x="2509" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="2509" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2171" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03_l1d_cache</title>
<g id="a_clust2171"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters03.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters03.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters03.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters03.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M2622,-40C2622,-40 2784,-40 2784,-40 2790,-40 2796,-46 2796,-52 2796,-52 2796,-118 2796,-118 2796,-124 2790,-130 2784,-130 2784,-130 2622,-130 2622,-130 2616,-130 2610,-124 2610,-118 2610,-118 2610,-52 2610,-52 2610,-46 2616,-40 2622,-40"/>
<text text-anchor="middle" x="2703" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="2703" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2181" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03_l2_cache</title>
<g id="a_clust2181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters03.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters03.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters03.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters03.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2801,-300C2801,-300 2963,-300 2963,-300 2969,-300 2975,-306 2975,-312 2975,-312 2975,-378 2975,-378 2975,-384 2969,-390 2963,-390 2963,-390 2801,-390 2801,-390 2795,-390 2789,-384 2789,-378 2789,-378 2789,-312 2789,-312 2789,-306 2795,-300 2801,-300"/>
<text text-anchor="middle" x="2882" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="2882" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2191" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03_l2_bus</title>
<g id="a_clust2191"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters03.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters03.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2666,-170C2666,-170 2902,-170 2902,-170 2908,-170 2914,-176 2914,-182 2914,-182 2914,-248 2914,-248 2914,-254 2908,-260 2902,-260 2902,-260 2666,-260 2666,-260 2660,-260 2654,-254 2654,-248 2654,-248 2654,-182 2654,-182 2654,-176 2660,-170 2666,-170"/>
<text text-anchor="middle" x="2784" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="2784" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2194" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03_iptw_cache</title>
<g id="a_clust2194"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters03.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters03.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters03.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M2816,-40C2816,-40 2978,-40 2978,-40 2984,-40 2990,-46 2990,-52 2990,-52 2990,-118 2990,-118 2990,-124 2984,-130 2978,-130 2978,-130 2816,-130 2816,-130 2810,-130 2804,-124 2804,-118 2804,-118 2804,-52 2804,-52 2804,-46 2810,-40 2816,-40"/>
<text text-anchor="middle" x="2897" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="2897" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2200" class="cluster">
<title>cluster_board_cache_hierarchy_clusters03_dptw_cache</title>
<g id="a_clust2200"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters03.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters03.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters03.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3010,-40C3010,-40 3172,-40 3172,-40 3178,-40 3184,-46 3184,-52 3184,-52 3184,-118 3184,-118 3184,-124 3178,-130 3172,-130 3172,-130 3010,-130 3010,-130 3004,-130 2998,-124 2998,-118 2998,-118 2998,-52 2998,-52 2998,-46 3004,-40 3010,-40"/>
<text text-anchor="middle" x="3091" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="3091" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2206" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04</title>
<g id="a_clust2206"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M3212,-32C3212,-32 3972,-32 3972,-32 3978,-32 3984,-38 3984,-44 3984,-44 3984,-424 3984,-424 3984,-430 3978,-436 3972,-436 3972,-436 3212,-436 3212,-436 3206,-436 3200,-430 3200,-424 3200,-424 3200,-44 3200,-44 3200,-38 3206,-32 3212,-32"/>
<text text-anchor="middle" x="3592" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters04 </text>
<text text-anchor="middle" x="3592" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2207" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04_l1i_cache</title>
<g id="a_clust2207"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters04.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters04.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters04.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters04.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M3220,-40C3220,-40 3382,-40 3382,-40 3388,-40 3394,-46 3394,-52 3394,-52 3394,-118 3394,-118 3394,-124 3388,-130 3382,-130 3382,-130 3220,-130 3220,-130 3214,-130 3208,-124 3208,-118 3208,-118 3208,-52 3208,-52 3208,-46 3214,-40 3220,-40"/>
<text text-anchor="middle" x="3301" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="3301" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2217" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04_l1d_cache</title>
<g id="a_clust2217"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters04.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters04.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters04.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters04.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M3414,-40C3414,-40 3576,-40 3576,-40 3582,-40 3588,-46 3588,-52 3588,-52 3588,-118 3588,-118 3588,-124 3582,-130 3576,-130 3576,-130 3414,-130 3414,-130 3408,-130 3402,-124 3402,-118 3402,-118 3402,-52 3402,-52 3402,-46 3408,-40 3414,-40"/>
<text text-anchor="middle" x="3495" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="3495" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2227" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04_l2_cache</title>
<g id="a_clust2227"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters04.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters04.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters04.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters04.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3593,-300C3593,-300 3755,-300 3755,-300 3761,-300 3767,-306 3767,-312 3767,-312 3767,-378 3767,-378 3767,-384 3761,-390 3755,-390 3755,-390 3593,-390 3593,-390 3587,-390 3581,-384 3581,-378 3581,-378 3581,-312 3581,-312 3581,-306 3587,-300 3593,-300"/>
<text text-anchor="middle" x="3674" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="3674" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2237" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04_l2_bus</title>
<g id="a_clust2237"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters04.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters04.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3458,-170C3458,-170 3694,-170 3694,-170 3700,-170 3706,-176 3706,-182 3706,-182 3706,-248 3706,-248 3706,-254 3700,-260 3694,-260 3694,-260 3458,-260 3458,-260 3452,-260 3446,-254 3446,-248 3446,-248 3446,-182 3446,-182 3446,-176 3452,-170 3458,-170"/>
<text text-anchor="middle" x="3576" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="3576" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2240" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04_iptw_cache</title>
<g id="a_clust2240"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters04.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters04.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters04.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3608,-40C3608,-40 3770,-40 3770,-40 3776,-40 3782,-46 3782,-52 3782,-52 3782,-118 3782,-118 3782,-124 3776,-130 3770,-130 3770,-130 3608,-130 3608,-130 3602,-130 3596,-124 3596,-118 3596,-118 3596,-52 3596,-52 3596,-46 3602,-40 3608,-40"/>
<text text-anchor="middle" x="3689" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="3689" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2246" class="cluster">
<title>cluster_board_cache_hierarchy_clusters04_dptw_cache</title>
<g id="a_clust2246"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters04.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters04.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters04.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M3802,-40C3802,-40 3964,-40 3964,-40 3970,-40 3976,-46 3976,-52 3976,-52 3976,-118 3976,-118 3976,-124 3970,-130 3964,-130 3964,-130 3802,-130 3802,-130 3796,-130 3790,-124 3790,-118 3790,-118 3790,-52 3790,-52 3790,-46 3796,-40 3802,-40"/>
<text text-anchor="middle" x="3883" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="3883" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2252" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05</title>
<g id="a_clust2252"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M4004,-32C4004,-32 4764,-32 4764,-32 4770,-32 4776,-38 4776,-44 4776,-44 4776,-424 4776,-424 4776,-430 4770,-436 4764,-436 4764,-436 4004,-436 4004,-436 3998,-436 3992,-430 3992,-424 3992,-424 3992,-44 3992,-44 3992,-38 3998,-32 4004,-32"/>
<text text-anchor="middle" x="4384" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters05 </text>
<text text-anchor="middle" x="4384" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2253" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05_l1i_cache</title>
<g id="a_clust2253"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters05.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters05.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters05.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters05.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4012,-40C4012,-40 4174,-40 4174,-40 4180,-40 4186,-46 4186,-52 4186,-52 4186,-118 4186,-118 4186,-124 4180,-130 4174,-130 4174,-130 4012,-130 4012,-130 4006,-130 4000,-124 4000,-118 4000,-118 4000,-52 4000,-52 4000,-46 4006,-40 4012,-40"/>
<text text-anchor="middle" x="4093" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="4093" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2263" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05_l1d_cache</title>
<g id="a_clust2263"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters05.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters05.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters05.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters05.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4206,-40C4206,-40 4368,-40 4368,-40 4374,-40 4380,-46 4380,-52 4380,-52 4380,-118 4380,-118 4380,-124 4374,-130 4368,-130 4368,-130 4206,-130 4206,-130 4200,-130 4194,-124 4194,-118 4194,-118 4194,-52 4194,-52 4194,-46 4200,-40 4206,-40"/>
<text text-anchor="middle" x="4287" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="4287" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2273" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05_l2_cache</title>
<g id="a_clust2273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters05.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters05.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters05.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters05.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4385,-300C4385,-300 4547,-300 4547,-300 4553,-300 4559,-306 4559,-312 4559,-312 4559,-378 4559,-378 4559,-384 4553,-390 4547,-390 4547,-390 4385,-390 4385,-390 4379,-390 4373,-384 4373,-378 4373,-378 4373,-312 4373,-312 4373,-306 4379,-300 4385,-300"/>
<text text-anchor="middle" x="4466" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="4466" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2283" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05_l2_bus</title>
<g id="a_clust2283"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters05.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters05.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4250,-170C4250,-170 4486,-170 4486,-170 4492,-170 4498,-176 4498,-182 4498,-182 4498,-248 4498,-248 4498,-254 4492,-260 4486,-260 4486,-260 4250,-260 4250,-260 4244,-260 4238,-254 4238,-248 4238,-248 4238,-182 4238,-182 4238,-176 4244,-170 4250,-170"/>
<text text-anchor="middle" x="4368" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="4368" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2286" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05_iptw_cache</title>
<g id="a_clust2286"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters05.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters05.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters05.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4400,-40C4400,-40 4562,-40 4562,-40 4568,-40 4574,-46 4574,-52 4574,-52 4574,-118 4574,-118 4574,-124 4568,-130 4562,-130 4562,-130 4400,-130 4400,-130 4394,-130 4388,-124 4388,-118 4388,-118 4388,-52 4388,-52 4388,-46 4394,-40 4400,-40"/>
<text text-anchor="middle" x="4481" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="4481" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2292" class="cluster">
<title>cluster_board_cache_hierarchy_clusters05_dptw_cache</title>
<g id="a_clust2292"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters05.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters05.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters05.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M4594,-40C4594,-40 4756,-40 4756,-40 4762,-40 4768,-46 4768,-52 4768,-52 4768,-118 4768,-118 4768,-124 4762,-130 4756,-130 4756,-130 4594,-130 4594,-130 4588,-130 4582,-124 4582,-118 4582,-118 4582,-52 4582,-52 4582,-46 4588,-40 4594,-40"/>
<text text-anchor="middle" x="4675" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="4675" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2298" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06</title>
<g id="a_clust2298"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M4796,-32C4796,-32 5556,-32 5556,-32 5562,-32 5568,-38 5568,-44 5568,-44 5568,-424 5568,-424 5568,-430 5562,-436 5556,-436 5556,-436 4796,-436 4796,-436 4790,-436 4784,-430 4784,-424 4784,-424 4784,-44 4784,-44 4784,-38 4790,-32 4796,-32"/>
<text text-anchor="middle" x="5176" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters06 </text>
<text text-anchor="middle" x="5176" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2299" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06_l1i_cache</title>
<g id="a_clust2299"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters06.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters06.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters06.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters06.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4804,-40C4804,-40 4966,-40 4966,-40 4972,-40 4978,-46 4978,-52 4978,-52 4978,-118 4978,-118 4978,-124 4972,-130 4966,-130 4966,-130 4804,-130 4804,-130 4798,-130 4792,-124 4792,-118 4792,-118 4792,-52 4792,-52 4792,-46 4798,-40 4804,-40"/>
<text text-anchor="middle" x="4885" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="4885" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2309" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06_l1d_cache</title>
<g id="a_clust2309"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters06.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters06.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters06.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters06.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M4998,-40C4998,-40 5160,-40 5160,-40 5166,-40 5172,-46 5172,-52 5172,-52 5172,-118 5172,-118 5172,-124 5166,-130 5160,-130 5160,-130 4998,-130 4998,-130 4992,-130 4986,-124 4986,-118 4986,-118 4986,-52 4986,-52 4986,-46 4992,-40 4998,-40"/>
<text text-anchor="middle" x="5079" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="5079" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2319" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06_l2_cache</title>
<g id="a_clust2319"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters06.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters06.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters06.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters06.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5177,-300C5177,-300 5339,-300 5339,-300 5345,-300 5351,-306 5351,-312 5351,-312 5351,-378 5351,-378 5351,-384 5345,-390 5339,-390 5339,-390 5177,-390 5177,-390 5171,-390 5165,-384 5165,-378 5165,-378 5165,-312 5165,-312 5165,-306 5171,-300 5177,-300"/>
<text text-anchor="middle" x="5258" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="5258" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2329" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06_l2_bus</title>
<g id="a_clust2329"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters06.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters06.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M5042,-170C5042,-170 5278,-170 5278,-170 5284,-170 5290,-176 5290,-182 5290,-182 5290,-248 5290,-248 5290,-254 5284,-260 5278,-260 5278,-260 5042,-260 5042,-260 5036,-260 5030,-254 5030,-248 5030,-248 5030,-182 5030,-182 5030,-176 5036,-170 5042,-170"/>
<text text-anchor="middle" x="5160" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="5160" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2332" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06_iptw_cache</title>
<g id="a_clust2332"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters06.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters06.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters06.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5192,-40C5192,-40 5354,-40 5354,-40 5360,-40 5366,-46 5366,-52 5366,-52 5366,-118 5366,-118 5366,-124 5360,-130 5354,-130 5354,-130 5192,-130 5192,-130 5186,-130 5180,-124 5180,-118 5180,-118 5180,-52 5180,-52 5180,-46 5186,-40 5192,-40"/>
<text text-anchor="middle" x="5273" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="5273" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2338" class="cluster">
<title>cluster_board_cache_hierarchy_clusters06_dptw_cache</title>
<g id="a_clust2338"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters06.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters06.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters06.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5386,-40C5386,-40 5548,-40 5548,-40 5554,-40 5560,-46 5560,-52 5560,-52 5560,-118 5560,-118 5560,-124 5554,-130 5548,-130 5548,-130 5386,-130 5386,-130 5380,-130 5374,-124 5374,-118 5374,-118 5374,-52 5374,-52 5374,-46 5380,-40 5386,-40"/>
<text text-anchor="middle" x="5467" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="5467" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2344" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07</title>
<g id="a_clust2344"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M5588,-32C5588,-32 6348,-32 6348,-32 6354,-32 6360,-38 6360,-44 6360,-44 6360,-424 6360,-424 6360,-430 6354,-436 6348,-436 6348,-436 5588,-436 5588,-436 5582,-436 5576,-430 5576,-424 5576,-424 5576,-44 5576,-44 5576,-38 5582,-32 5588,-32"/>
<text text-anchor="middle" x="5968" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters07 </text>
<text text-anchor="middle" x="5968" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2345" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07_l1i_cache</title>
<g id="a_clust2345"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters07.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters07.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters07.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters07.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M5596,-40C5596,-40 5758,-40 5758,-40 5764,-40 5770,-46 5770,-52 5770,-52 5770,-118 5770,-118 5770,-124 5764,-130 5758,-130 5758,-130 5596,-130 5596,-130 5590,-130 5584,-124 5584,-118 5584,-118 5584,-52 5584,-52 5584,-46 5590,-40 5596,-40"/>
<text text-anchor="middle" x="5677" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="5677" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2355" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07_l1d_cache</title>
<g id="a_clust2355"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters07.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters07.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters07.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters07.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M5790,-40C5790,-40 5952,-40 5952,-40 5958,-40 5964,-46 5964,-52 5964,-52 5964,-118 5964,-118 5964,-124 5958,-130 5952,-130 5952,-130 5790,-130 5790,-130 5784,-130 5778,-124 5778,-118 5778,-118 5778,-52 5778,-52 5778,-46 5784,-40 5790,-40"/>
<text text-anchor="middle" x="5871" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="5871" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2365" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07_l2_cache</title>
<g id="a_clust2365"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters07.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters07.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters07.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters07.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5969,-300C5969,-300 6131,-300 6131,-300 6137,-300 6143,-306 6143,-312 6143,-312 6143,-378 6143,-378 6143,-384 6137,-390 6131,-390 6131,-390 5969,-390 5969,-390 5963,-390 5957,-384 5957,-378 5957,-378 5957,-312 5957,-312 5957,-306 5963,-300 5969,-300"/>
<text text-anchor="middle" x="6050" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="6050" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2375" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07_l2_bus</title>
<g id="a_clust2375"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters07.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters07.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M5834,-170C5834,-170 6070,-170 6070,-170 6076,-170 6082,-176 6082,-182 6082,-182 6082,-248 6082,-248 6082,-254 6076,-260 6070,-260 6070,-260 5834,-260 5834,-260 5828,-260 5822,-254 5822,-248 5822,-248 5822,-182 5822,-182 5822,-176 5828,-170 5834,-170"/>
<text text-anchor="middle" x="5952" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="5952" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2378" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07_iptw_cache</title>
<g id="a_clust2378"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters07.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters07.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters07.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M5984,-40C5984,-40 6146,-40 6146,-40 6152,-40 6158,-46 6158,-52 6158,-52 6158,-118 6158,-118 6158,-124 6152,-130 6146,-130 6146,-130 5984,-130 5984,-130 5978,-130 5972,-124 5972,-118 5972,-118 5972,-52 5972,-52 5972,-46 5978,-40 5984,-40"/>
<text text-anchor="middle" x="6065" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="6065" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2384" class="cluster">
<title>cluster_board_cache_hierarchy_clusters07_dptw_cache</title>
<g id="a_clust2384"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters07.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters07.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters07.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M6178,-40C6178,-40 6340,-40 6340,-40 6346,-40 6352,-46 6352,-52 6352,-52 6352,-118 6352,-118 6352,-124 6346,-130 6340,-130 6340,-130 6178,-130 6178,-130 6172,-130 6166,-124 6166,-118 6166,-118 6166,-52 6166,-52 6166,-46 6172,-40 6178,-40"/>
<text text-anchor="middle" x="6259" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="6259" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2390" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08</title>
<g id="a_clust2390"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M6380,-32C6380,-32 7140,-32 7140,-32 7146,-32 7152,-38 7152,-44 7152,-44 7152,-424 7152,-424 7152,-430 7146,-436 7140,-436 7140,-436 6380,-436 6380,-436 6374,-436 6368,-430 6368,-424 6368,-424 6368,-44 6368,-44 6368,-38 6374,-32 6380,-32"/>
<text text-anchor="middle" x="6760" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters08 </text>
<text text-anchor="middle" x="6760" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2391" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08_l1i_cache</title>
<g id="a_clust2391"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters08.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters08.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters08.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters08.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M6388,-40C6388,-40 6550,-40 6550,-40 6556,-40 6562,-46 6562,-52 6562,-52 6562,-118 6562,-118 6562,-124 6556,-130 6550,-130 6550,-130 6388,-130 6388,-130 6382,-130 6376,-124 6376,-118 6376,-118 6376,-52 6376,-52 6376,-46 6382,-40 6388,-40"/>
<text text-anchor="middle" x="6469" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="6469" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2401" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08_l1d_cache</title>
<g id="a_clust2401"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters08.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters08.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters08.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters08.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M6582,-40C6582,-40 6744,-40 6744,-40 6750,-40 6756,-46 6756,-52 6756,-52 6756,-118 6756,-118 6756,-124 6750,-130 6744,-130 6744,-130 6582,-130 6582,-130 6576,-130 6570,-124 6570,-118 6570,-118 6570,-52 6570,-52 6570,-46 6576,-40 6582,-40"/>
<text text-anchor="middle" x="6663" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="6663" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2411" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08_l2_cache</title>
<g id="a_clust2411"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters08.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters08.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters08.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters08.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M6469,-300C6469,-300 6631,-300 6631,-300 6637,-300 6643,-306 6643,-312 6643,-312 6643,-378 6643,-378 6643,-384 6637,-390 6631,-390 6631,-390 6469,-390 6469,-390 6463,-390 6457,-384 6457,-378 6457,-378 6457,-312 6457,-312 6457,-306 6463,-300 6469,-300"/>
<text text-anchor="middle" x="6550" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="6550" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2421" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08_l2_bus</title>
<g id="a_clust2421"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters08.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters08.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M6544,-170C6544,-170 6780,-170 6780,-170 6786,-170 6792,-176 6792,-182 6792,-182 6792,-248 6792,-248 6792,-254 6786,-260 6780,-260 6780,-260 6544,-260 6544,-260 6538,-260 6532,-254 6532,-248 6532,-248 6532,-182 6532,-182 6532,-176 6538,-170 6544,-170"/>
<text text-anchor="middle" x="6662" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="6662" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2424" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08_iptw_cache</title>
<g id="a_clust2424"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters08.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters08.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters08.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M6776,-40C6776,-40 6938,-40 6938,-40 6944,-40 6950,-46 6950,-52 6950,-52 6950,-118 6950,-118 6950,-124 6944,-130 6938,-130 6938,-130 6776,-130 6776,-130 6770,-130 6764,-124 6764,-118 6764,-118 6764,-52 6764,-52 6764,-46 6770,-40 6776,-40"/>
<text text-anchor="middle" x="6857" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="6857" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2430" class="cluster">
<title>cluster_board_cache_hierarchy_clusters08_dptw_cache</title>
<g id="a_clust2430"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters08.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters08.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters08.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M6970,-40C6970,-40 7132,-40 7132,-40 7138,-40 7144,-46 7144,-52 7144,-52 7144,-118 7144,-118 7144,-124 7138,-130 7132,-130 7132,-130 6970,-130 6970,-130 6964,-130 6958,-124 6958,-118 6958,-118 6958,-52 6958,-52 6958,-46 6964,-40 6970,-40"/>
<text text-anchor="middle" x="7051" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="7051" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2436" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09</title>
<g id="a_clust2436"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M7172,-32C7172,-32 7932,-32 7932,-32 7938,-32 7944,-38 7944,-44 7944,-44 7944,-424 7944,-424 7944,-430 7938,-436 7932,-436 7932,-436 7172,-436 7172,-436 7166,-436 7160,-430 7160,-424 7160,-424 7160,-44 7160,-44 7160,-38 7166,-32 7172,-32"/>
<text text-anchor="middle" x="7552" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters09 </text>
<text text-anchor="middle" x="7552" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2437" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09_l1i_cache</title>
<g id="a_clust2437"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters09.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters09.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters09.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters09.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M7180,-40C7180,-40 7342,-40 7342,-40 7348,-40 7354,-46 7354,-52 7354,-52 7354,-118 7354,-118 7354,-124 7348,-130 7342,-130 7342,-130 7180,-130 7180,-130 7174,-130 7168,-124 7168,-118 7168,-118 7168,-52 7168,-52 7168,-46 7174,-40 7180,-40"/>
<text text-anchor="middle" x="7261" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="7261" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2447" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09_l1d_cache</title>
<g id="a_clust2447"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters09.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters09.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters09.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters09.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M7374,-40C7374,-40 7536,-40 7536,-40 7542,-40 7548,-46 7548,-52 7548,-52 7548,-118 7548,-118 7548,-124 7542,-130 7536,-130 7536,-130 7374,-130 7374,-130 7368,-130 7362,-124 7362,-118 7362,-118 7362,-52 7362,-52 7362,-46 7368,-40 7374,-40"/>
<text text-anchor="middle" x="7455" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="7455" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2457" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09_l2_cache</title>
<g id="a_clust2457"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters09.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters09.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters09.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters09.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M7180,-300C7180,-300 7342,-300 7342,-300 7348,-300 7354,-306 7354,-312 7354,-312 7354,-378 7354,-378 7354,-384 7348,-390 7342,-390 7342,-390 7180,-390 7180,-390 7174,-390 7168,-384 7168,-378 7168,-378 7168,-312 7168,-312 7168,-306 7174,-300 7180,-300"/>
<text text-anchor="middle" x="7261" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="7261" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2467" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09_l2_bus</title>
<g id="a_clust2467"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters09.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters09.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M7255,-170C7255,-170 7491,-170 7491,-170 7497,-170 7503,-176 7503,-182 7503,-182 7503,-248 7503,-248 7503,-254 7497,-260 7491,-260 7491,-260 7255,-260 7255,-260 7249,-260 7243,-254 7243,-248 7243,-248 7243,-182 7243,-182 7243,-176 7249,-170 7255,-170"/>
<text text-anchor="middle" x="7373" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="7373" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2470" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09_iptw_cache</title>
<g id="a_clust2470"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters09.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters09.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters09.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M7568,-40C7568,-40 7730,-40 7730,-40 7736,-40 7742,-46 7742,-52 7742,-52 7742,-118 7742,-118 7742,-124 7736,-130 7730,-130 7730,-130 7568,-130 7568,-130 7562,-130 7556,-124 7556,-118 7556,-118 7556,-52 7556,-52 7556,-46 7562,-40 7568,-40"/>
<text text-anchor="middle" x="7649" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="7649" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2476" class="cluster">
<title>cluster_board_cache_hierarchy_clusters09_dptw_cache</title>
<g id="a_clust2476"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters09.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters09.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters09.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M7762,-40C7762,-40 7924,-40 7924,-40 7930,-40 7936,-46 7936,-52 7936,-52 7936,-118 7936,-118 7936,-124 7930,-130 7924,-130 7924,-130 7762,-130 7762,-130 7756,-130 7750,-124 7750,-118 7750,-118 7750,-52 7750,-52 7750,-46 7756,-40 7762,-40"/>
<text text-anchor="middle" x="7843" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="7843" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2482" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10</title>
<g id="a_clust2482"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M7964,-32C7964,-32 8724,-32 8724,-32 8730,-32 8736,-38 8736,-44 8736,-44 8736,-424 8736,-424 8736,-430 8730,-436 8724,-436 8724,-436 7964,-436 7964,-436 7958,-436 7952,-430 7952,-424 7952,-424 7952,-44 7952,-44 7952,-38 7958,-32 7964,-32"/>
<text text-anchor="middle" x="8344" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters10 </text>
<text text-anchor="middle" x="8344" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2483" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10_l1i_cache</title>
<g id="a_clust2483"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters10.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters10.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters10.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters10.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M7972,-40C7972,-40 8134,-40 8134,-40 8140,-40 8146,-46 8146,-52 8146,-52 8146,-118 8146,-118 8146,-124 8140,-130 8134,-130 8134,-130 7972,-130 7972,-130 7966,-130 7960,-124 7960,-118 7960,-118 7960,-52 7960,-52 7960,-46 7966,-40 7972,-40"/>
<text text-anchor="middle" x="8053" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="8053" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2493" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10_l1d_cache</title>
<g id="a_clust2493"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters10.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters10.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters10.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters10.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M8166,-40C8166,-40 8328,-40 8328,-40 8334,-40 8340,-46 8340,-52 8340,-52 8340,-118 8340,-118 8340,-124 8334,-130 8328,-130 8328,-130 8166,-130 8166,-130 8160,-130 8154,-124 8154,-118 8154,-118 8154,-52 8154,-52 8154,-46 8160,-40 8166,-40"/>
<text text-anchor="middle" x="8247" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="8247" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2503" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10_l2_cache</title>
<g id="a_clust2503"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters10.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters10.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters10.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters10.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M7972,-300C7972,-300 8134,-300 8134,-300 8140,-300 8146,-306 8146,-312 8146,-312 8146,-378 8146,-378 8146,-384 8140,-390 8134,-390 8134,-390 7972,-390 7972,-390 7966,-390 7960,-384 7960,-378 7960,-378 7960,-312 7960,-312 7960,-306 7966,-300 7972,-300"/>
<text text-anchor="middle" x="8053" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="8053" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2513" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10_l2_bus</title>
<g id="a_clust2513"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters10.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters10.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M8047,-170C8047,-170 8283,-170 8283,-170 8289,-170 8295,-176 8295,-182 8295,-182 8295,-248 8295,-248 8295,-254 8289,-260 8283,-260 8283,-260 8047,-260 8047,-260 8041,-260 8035,-254 8035,-248 8035,-248 8035,-182 8035,-182 8035,-176 8041,-170 8047,-170"/>
<text text-anchor="middle" x="8165" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="8165" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2516" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10_iptw_cache</title>
<g id="a_clust2516"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters10.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters10.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters10.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M8360,-40C8360,-40 8522,-40 8522,-40 8528,-40 8534,-46 8534,-52 8534,-52 8534,-118 8534,-118 8534,-124 8528,-130 8522,-130 8522,-130 8360,-130 8360,-130 8354,-130 8348,-124 8348,-118 8348,-118 8348,-52 8348,-52 8348,-46 8354,-40 8360,-40"/>
<text text-anchor="middle" x="8441" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="8441" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2522" class="cluster">
<title>cluster_board_cache_hierarchy_clusters10_dptw_cache</title>
<g id="a_clust2522"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters10.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters10.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters10.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M8554,-40C8554,-40 8716,-40 8716,-40 8722,-40 8728,-46 8728,-52 8728,-52 8728,-118 8728,-118 8728,-124 8722,-130 8716,-130 8716,-130 8554,-130 8554,-130 8548,-130 8542,-124 8542,-118 8542,-118 8542,-52 8542,-52 8542,-46 8548,-40 8554,-40"/>
<text text-anchor="middle" x="8635" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="8635" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2528" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11</title>
<g id="a_clust2528"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M8756,-32C8756,-32 9516,-32 9516,-32 9522,-32 9528,-38 9528,-44 9528,-44 9528,-424 9528,-424 9528,-430 9522,-436 9516,-436 9516,-436 8756,-436 8756,-436 8750,-436 8744,-430 8744,-424 8744,-424 8744,-44 8744,-44 8744,-38 8750,-32 8756,-32"/>
<text text-anchor="middle" x="9136" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters11 </text>
<text text-anchor="middle" x="9136" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2529" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11_l1i_cache</title>
<g id="a_clust2529"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters11.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters11.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters11.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters11.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M8764,-40C8764,-40 8926,-40 8926,-40 8932,-40 8938,-46 8938,-52 8938,-52 8938,-118 8938,-118 8938,-124 8932,-130 8926,-130 8926,-130 8764,-130 8764,-130 8758,-130 8752,-124 8752,-118 8752,-118 8752,-52 8752,-52 8752,-46 8758,-40 8764,-40"/>
<text text-anchor="middle" x="8845" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="8845" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2539" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11_l1d_cache</title>
<g id="a_clust2539"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters11.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters11.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters11.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters11.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M8958,-40C8958,-40 9120,-40 9120,-40 9126,-40 9132,-46 9132,-52 9132,-52 9132,-118 9132,-118 9132,-124 9126,-130 9120,-130 9120,-130 8958,-130 8958,-130 8952,-130 8946,-124 8946,-118 8946,-118 8946,-52 8946,-52 8946,-46 8952,-40 8958,-40"/>
<text text-anchor="middle" x="9039" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="9039" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2549" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11_l2_cache</title>
<g id="a_clust2549"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters11.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters11.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters11.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters11.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M8764,-300C8764,-300 8926,-300 8926,-300 8932,-300 8938,-306 8938,-312 8938,-312 8938,-378 8938,-378 8938,-384 8932,-390 8926,-390 8926,-390 8764,-390 8764,-390 8758,-390 8752,-384 8752,-378 8752,-378 8752,-312 8752,-312 8752,-306 8758,-300 8764,-300"/>
<text text-anchor="middle" x="8845" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="8845" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2559" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11_l2_bus</title>
<g id="a_clust2559"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters11.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters11.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M8839,-170C8839,-170 9075,-170 9075,-170 9081,-170 9087,-176 9087,-182 9087,-182 9087,-248 9087,-248 9087,-254 9081,-260 9075,-260 9075,-260 8839,-260 8839,-260 8833,-260 8827,-254 8827,-248 8827,-248 8827,-182 8827,-182 8827,-176 8833,-170 8839,-170"/>
<text text-anchor="middle" x="8957" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="8957" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2562" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11_iptw_cache</title>
<g id="a_clust2562"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters11.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters11.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters11.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M9152,-40C9152,-40 9314,-40 9314,-40 9320,-40 9326,-46 9326,-52 9326,-52 9326,-118 9326,-118 9326,-124 9320,-130 9314,-130 9314,-130 9152,-130 9152,-130 9146,-130 9140,-124 9140,-118 9140,-118 9140,-52 9140,-52 9140,-46 9146,-40 9152,-40"/>
<text text-anchor="middle" x="9233" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="9233" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2568" class="cluster">
<title>cluster_board_cache_hierarchy_clusters11_dptw_cache</title>
<g id="a_clust2568"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters11.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters11.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters11.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M9346,-40C9346,-40 9508,-40 9508,-40 9514,-40 9520,-46 9520,-52 9520,-52 9520,-118 9520,-118 9520,-124 9514,-130 9508,-130 9508,-130 9346,-130 9346,-130 9340,-130 9334,-124 9334,-118 9334,-118 9334,-52 9334,-52 9334,-46 9340,-40 9346,-40"/>
<text text-anchor="middle" x="9427" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="9427" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2574" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12</title>
<g id="a_clust2574"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M9548,-32C9548,-32 10308,-32 10308,-32 10314,-32 10320,-38 10320,-44 10320,-44 10320,-424 10320,-424 10320,-430 10314,-436 10308,-436 10308,-436 9548,-436 9548,-436 9542,-436 9536,-430 9536,-424 9536,-424 9536,-44 9536,-44 9536,-38 9542,-32 9548,-32"/>
<text text-anchor="middle" x="9928" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters12 </text>
<text text-anchor="middle" x="9928" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2575" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12_l1i_cache</title>
<g id="a_clust2575"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters12.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters12.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters12.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters12.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M9556,-40C9556,-40 9718,-40 9718,-40 9724,-40 9730,-46 9730,-52 9730,-52 9730,-118 9730,-118 9730,-124 9724,-130 9718,-130 9718,-130 9556,-130 9556,-130 9550,-130 9544,-124 9544,-118 9544,-118 9544,-52 9544,-52 9544,-46 9550,-40 9556,-40"/>
<text text-anchor="middle" x="9637" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="9637" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2585" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12_l1d_cache</title>
<g id="a_clust2585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters12.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters12.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters12.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters12.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M9750,-40C9750,-40 9912,-40 9912,-40 9918,-40 9924,-46 9924,-52 9924,-52 9924,-118 9924,-118 9924,-124 9918,-130 9912,-130 9912,-130 9750,-130 9750,-130 9744,-130 9738,-124 9738,-118 9738,-118 9738,-52 9738,-52 9738,-46 9744,-40 9750,-40"/>
<text text-anchor="middle" x="9831" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="9831" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2595" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12_l2_cache</title>
<g id="a_clust2595"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters12.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters12.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters12.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters12.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M9556,-300C9556,-300 9718,-300 9718,-300 9724,-300 9730,-306 9730,-312 9730,-312 9730,-378 9730,-378 9730,-384 9724,-390 9718,-390 9718,-390 9556,-390 9556,-390 9550,-390 9544,-384 9544,-378 9544,-378 9544,-312 9544,-312 9544,-306 9550,-300 9556,-300"/>
<text text-anchor="middle" x="9637" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="9637" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2605" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12_l2_bus</title>
<g id="a_clust2605"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters12.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters12.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M9631,-170C9631,-170 9867,-170 9867,-170 9873,-170 9879,-176 9879,-182 9879,-182 9879,-248 9879,-248 9879,-254 9873,-260 9867,-260 9867,-260 9631,-260 9631,-260 9625,-260 9619,-254 9619,-248 9619,-248 9619,-182 9619,-182 9619,-176 9625,-170 9631,-170"/>
<text text-anchor="middle" x="9749" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="9749" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2608" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12_iptw_cache</title>
<g id="a_clust2608"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters12.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters12.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters12.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M9944,-40C9944,-40 10106,-40 10106,-40 10112,-40 10118,-46 10118,-52 10118,-52 10118,-118 10118,-118 10118,-124 10112,-130 10106,-130 10106,-130 9944,-130 9944,-130 9938,-130 9932,-124 9932,-118 9932,-118 9932,-52 9932,-52 9932,-46 9938,-40 9944,-40"/>
<text text-anchor="middle" x="10025" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="10025" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2614" class="cluster">
<title>cluster_board_cache_hierarchy_clusters12_dptw_cache</title>
<g id="a_clust2614"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters12.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters12.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters12.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M10138,-40C10138,-40 10300,-40 10300,-40 10306,-40 10312,-46 10312,-52 10312,-52 10312,-118 10312,-118 10312,-124 10306,-130 10300,-130 10300,-130 10138,-130 10138,-130 10132,-130 10126,-124 10126,-118 10126,-118 10126,-52 10126,-52 10126,-46 10132,-40 10138,-40"/>
<text text-anchor="middle" x="10219" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="10219" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2620" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13</title>
<g id="a_clust2620"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M10340,-32C10340,-32 11100,-32 11100,-32 11106,-32 11112,-38 11112,-44 11112,-44 11112,-424 11112,-424 11112,-430 11106,-436 11100,-436 11100,-436 10340,-436 10340,-436 10334,-436 10328,-430 10328,-424 10328,-424 10328,-44 10328,-44 10328,-38 10334,-32 10340,-32"/>
<text text-anchor="middle" x="10720" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters13 </text>
<text text-anchor="middle" x="10720" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2621" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13_l1i_cache</title>
<g id="a_clust2621"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters13.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters13.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters13.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters13.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M10348,-40C10348,-40 10510,-40 10510,-40 10516,-40 10522,-46 10522,-52 10522,-52 10522,-118 10522,-118 10522,-124 10516,-130 10510,-130 10510,-130 10348,-130 10348,-130 10342,-130 10336,-124 10336,-118 10336,-118 10336,-52 10336,-52 10336,-46 10342,-40 10348,-40"/>
<text text-anchor="middle" x="10429" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="10429" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2631" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13_l1d_cache</title>
<g id="a_clust2631"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters13.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters13.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters13.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters13.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M10542,-40C10542,-40 10704,-40 10704,-40 10710,-40 10716,-46 10716,-52 10716,-52 10716,-118 10716,-118 10716,-124 10710,-130 10704,-130 10704,-130 10542,-130 10542,-130 10536,-130 10530,-124 10530,-118 10530,-118 10530,-52 10530,-52 10530,-46 10536,-40 10542,-40"/>
<text text-anchor="middle" x="10623" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="10623" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2641" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13_l2_cache</title>
<g id="a_clust2641"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters13.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters13.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters13.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters13.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M10348,-300C10348,-300 10510,-300 10510,-300 10516,-300 10522,-306 10522,-312 10522,-312 10522,-378 10522,-378 10522,-384 10516,-390 10510,-390 10510,-390 10348,-390 10348,-390 10342,-390 10336,-384 10336,-378 10336,-378 10336,-312 10336,-312 10336,-306 10342,-300 10348,-300"/>
<text text-anchor="middle" x="10429" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="10429" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2651" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13_l2_bus</title>
<g id="a_clust2651"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters13.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters13.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M10423,-170C10423,-170 10659,-170 10659,-170 10665,-170 10671,-176 10671,-182 10671,-182 10671,-248 10671,-248 10671,-254 10665,-260 10659,-260 10659,-260 10423,-260 10423,-260 10417,-260 10411,-254 10411,-248 10411,-248 10411,-182 10411,-182 10411,-176 10417,-170 10423,-170"/>
<text text-anchor="middle" x="10541" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="10541" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2654" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13_iptw_cache</title>
<g id="a_clust2654"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters13.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters13.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters13.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M10736,-40C10736,-40 10898,-40 10898,-40 10904,-40 10910,-46 10910,-52 10910,-52 10910,-118 10910,-118 10910,-124 10904,-130 10898,-130 10898,-130 10736,-130 10736,-130 10730,-130 10724,-124 10724,-118 10724,-118 10724,-52 10724,-52 10724,-46 10730,-40 10736,-40"/>
<text text-anchor="middle" x="10817" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="10817" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2660" class="cluster">
<title>cluster_board_cache_hierarchy_clusters13_dptw_cache</title>
<g id="a_clust2660"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters13.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters13.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters13.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M10930,-40C10930,-40 11092,-40 11092,-40 11098,-40 11104,-46 11104,-52 11104,-52 11104,-118 11104,-118 11104,-124 11098,-130 11092,-130 11092,-130 10930,-130 10930,-130 10924,-130 10918,-124 10918,-118 10918,-118 10918,-52 10918,-52 10918,-46 10924,-40 10930,-40"/>
<text text-anchor="middle" x="11011" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="11011" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2666" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14</title>
<g id="a_clust2666"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M11132,-32C11132,-32 11892,-32 11892,-32 11898,-32 11904,-38 11904,-44 11904,-44 11904,-424 11904,-424 11904,-430 11898,-436 11892,-436 11892,-436 11132,-436 11132,-436 11126,-436 11120,-430 11120,-424 11120,-424 11120,-44 11120,-44 11120,-38 11126,-32 11132,-32"/>
<text text-anchor="middle" x="11512" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters14 </text>
<text text-anchor="middle" x="11512" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2667" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14_l1i_cache</title>
<g id="a_clust2667"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters14.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters14.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters14.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters14.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M11140,-40C11140,-40 11302,-40 11302,-40 11308,-40 11314,-46 11314,-52 11314,-52 11314,-118 11314,-118 11314,-124 11308,-130 11302,-130 11302,-130 11140,-130 11140,-130 11134,-130 11128,-124 11128,-118 11128,-118 11128,-52 11128,-52 11128,-46 11134,-40 11140,-40"/>
<text text-anchor="middle" x="11221" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="11221" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2677" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14_l1d_cache</title>
<g id="a_clust2677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters14.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters14.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters14.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters14.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M11334,-40C11334,-40 11496,-40 11496,-40 11502,-40 11508,-46 11508,-52 11508,-52 11508,-118 11508,-118 11508,-124 11502,-130 11496,-130 11496,-130 11334,-130 11334,-130 11328,-130 11322,-124 11322,-118 11322,-118 11322,-52 11322,-52 11322,-46 11328,-40 11334,-40"/>
<text text-anchor="middle" x="11415" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="11415" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2687" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14_l2_cache</title>
<g id="a_clust2687"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters14.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters14.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters14.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters14.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M11140,-300C11140,-300 11302,-300 11302,-300 11308,-300 11314,-306 11314,-312 11314,-312 11314,-378 11314,-378 11314,-384 11308,-390 11302,-390 11302,-390 11140,-390 11140,-390 11134,-390 11128,-384 11128,-378 11128,-378 11128,-312 11128,-312 11128,-306 11134,-300 11140,-300"/>
<text text-anchor="middle" x="11221" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="11221" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2697" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14_l2_bus</title>
<g id="a_clust2697"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters14.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters14.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M11215,-170C11215,-170 11451,-170 11451,-170 11457,-170 11463,-176 11463,-182 11463,-182 11463,-248 11463,-248 11463,-254 11457,-260 11451,-260 11451,-260 11215,-260 11215,-260 11209,-260 11203,-254 11203,-248 11203,-248 11203,-182 11203,-182 11203,-176 11209,-170 11215,-170"/>
<text text-anchor="middle" x="11333" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="11333" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2700" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14_iptw_cache</title>
<g id="a_clust2700"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters14.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters14.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters14.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M11528,-40C11528,-40 11690,-40 11690,-40 11696,-40 11702,-46 11702,-52 11702,-52 11702,-118 11702,-118 11702,-124 11696,-130 11690,-130 11690,-130 11528,-130 11528,-130 11522,-130 11516,-124 11516,-118 11516,-118 11516,-52 11516,-52 11516,-46 11522,-40 11528,-40"/>
<text text-anchor="middle" x="11609" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="11609" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2706" class="cluster">
<title>cluster_board_cache_hierarchy_clusters14_dptw_cache</title>
<g id="a_clust2706"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters14.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters14.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters14.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M11722,-40C11722,-40 11884,-40 11884,-40 11890,-40 11896,-46 11896,-52 11896,-52 11896,-118 11896,-118 11896,-124 11890,-130 11884,-130 11884,-130 11722,-130 11722,-130 11716,-130 11710,-124 11710,-118 11710,-118 11710,-52 11710,-52 11710,-46 11716,-40 11722,-40"/>
<text text-anchor="middle" x="11803" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="11803" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2712" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15</title>
<g id="a_clust2712"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M11924,-32C11924,-32 12684,-32 12684,-32 12690,-32 12696,-38 12696,-44 12696,-44 12696,-424 12696,-424 12696,-430 12690,-436 12684,-436 12684,-436 11924,-436 11924,-436 11918,-436 11912,-430 11912,-424 11912,-424 11912,-44 11912,-44 11912,-38 11918,-32 11924,-32"/>
<text text-anchor="middle" x="12304" y="-420.8" font-family="Arial" font-size="14.00" fill="#000000">clusters15 </text>
<text text-anchor="middle" x="12304" y="-405.8" font-family="Arial" font-size="14.00" fill="#000000">: SubSystem</text>
</a>
</g>
</g>
<g id="clust2713" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15_l1i_cache</title>
<g id="a_clust2713"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters15.l1i_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters15.l1i_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters15.l1i_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters15.l1i_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M11932,-40C11932,-40 12094,-40 12094,-40 12100,-40 12106,-46 12106,-52 12106,-52 12106,-118 12106,-118 12106,-124 12100,-130 12094,-130 12094,-130 11932,-130 11932,-130 11926,-130 11920,-124 11920,-118 11920,-118 11920,-52 11920,-52 11920,-46 11926,-40 11932,-40"/>
<text text-anchor="middle" x="12013" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i_cache </text>
<text text-anchor="middle" x="12013" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2723" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15_l1d_cache</title>
<g id="a_clust2723"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters15.l1d_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters15.l1d_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters15.l1d_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters15.l1d_cache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#84827c" stroke="#000000" d="M12126,-40C12126,-40 12288,-40 12288,-40 12294,-40 12300,-46 12300,-52 12300,-52 12300,-118 12300,-118 12300,-124 12294,-130 12288,-130 12288,-130 12126,-130 12126,-130 12120,-130 12114,-124 12114,-118 12114,-118 12114,-52 12114,-52 12114,-46 12120,-40 12126,-40"/>
<text text-anchor="middle" x="12207" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d_cache </text>
<text text-anchor="middle" x="12207" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust2733" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15_l2_cache</title>
<g id="a_clust2733"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters15.l2_cache.power_state&#10;prefetcher=board.cache_hierarchy.clusters15.l2_cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters15.l2_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.clusters15.l2_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M11932,-300C11932,-300 12094,-300 12094,-300 12100,-300 12106,-306 12106,-312 12106,-312 12106,-378 12106,-378 12106,-384 12100,-390 12094,-390 12094,-390 11932,-390 11932,-390 11926,-390 11920,-384 11920,-378 11920,-378 11920,-312 11920,-312 11920,-306 11926,-300 11932,-300"/>
<text text-anchor="middle" x="12013" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="12013" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust2743" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15_l2_bus</title>
<g id="a_clust2743"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters15.l2_bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.clusters15.l2_bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M12007,-170C12007,-170 12243,-170 12243,-170 12249,-170 12255,-176 12255,-182 12255,-182 12255,-248 12255,-248 12255,-254 12249,-260 12243,-260 12243,-260 12007,-260 12007,-260 12001,-260 11995,-254 11995,-248 11995,-248 11995,-182 11995,-182 11995,-176 12001,-170 12007,-170"/>
<text text-anchor="middle" x="12125" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2_bus </text>
<text text-anchor="middle" x="12125" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust2746" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15_iptw_cache</title>
<g id="a_clust2746"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters15.iptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters15.iptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters15.iptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M12320,-40C12320,-40 12482,-40 12482,-40 12488,-40 12494,-46 12494,-52 12494,-52 12494,-118 12494,-118 12494,-124 12488,-130 12482,-130 12482,-130 12320,-130 12320,-130 12314,-130 12308,-124 12308,-118 12308,-118 12308,-52 12308,-52 12308,-46 12314,-40 12320,-40"/>
<text text-anchor="middle" x="12401" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_cache </text>
<text text-anchor="middle" x="12401" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2752" class="cluster">
<title>cluster_board_cache_hierarchy_clusters15_dptw_cache</title>
<g id="a_clust2752"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.clusters15.dptw_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.clusters15.dptw_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.clusters15.dptw_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#84827c" stroke="#000000" d="M12514,-40C12514,-40 12676,-40 12676,-40 12682,-40 12688,-46 12688,-52 12688,-52 12688,-118 12688,-118 12688,-124 12682,-130 12676,-130 12676,-130 12514,-130 12514,-130 12508,-130 12502,-124 12502,-118 12502,-118 12502,-52 12502,-52 12502,-46 12508,-40 12514,-40"/>
<text text-anchor="middle" x="12595" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_cache </text>
<text text-anchor="middle" x="12595" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust2758" class="cluster">
<title>cluster_board_cache_hierarchy_l3_cache</title>
<g id="a_clust2758"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l3_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l3_cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=2097152&#10;system=board&#10;tag_latency=20&#10;tags=board.cache_hierarchy.l3_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M7014,-574C7014,-574 7176,-574 7176,-574 7182,-574 7188,-580 7188,-586 7188,-586 7188,-652 7188,-652 7188,-658 7182,-664 7176,-664 7176,-664 7014,-664 7014,-664 7008,-664 7002,-658 7002,-652 7002,-652 7002,-586 7002,-586 7002,-580 7008,-574 7014,-574"/>
<text text-anchor="middle" x="7095" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">l3_cache </text>
<text text-anchor="middle" x="7095" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-932C103.5,-932 36.5,-932 36.5,-932 30.5,-932 24.5,-926 24.5,-920 24.5,-920 24.5,-908 24.5,-908 24.5,-902 30.5,-896 36.5,-896 36.5,-896 103.5,-896 103.5,-896 109.5,-896 115.5,-902 115.5,-908 115.5,-908 115.5,-920 115.5,-920 115.5,-926 109.5,-932 103.5,-932"/>
<text text-anchor="middle" x="70" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node115" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6974,-748C6974,-748 6890,-748 6890,-748 6884,-748 6878,-742 6878,-736 6878,-736 6878,-724 6878,-724 6878,-718 6884,-712 6890,-712 6890,-712 6974,-712 6974,-712 6980,-712 6986,-718 6986,-724 6986,-724 6986,-736 6986,-736 6986,-742 6980,-748 6974,-748"/>
<text text-anchor="middle" x="6932" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.06,-895.8C110.06,-879.87 142.42,-857.29 175,-848 197.35,-841.63 6848.88,-851.63 6869,-840 6899.41,-822.43 6916.46,-783.98 6924.95,-757.78"/>
<polygon fill="black" stroke="black" points="6928.34,-758.65 6927.88,-748.07 6921.64,-756.63 6928.34,-758.65"/>
</g>
<!-- board_processor_cores00_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores00_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M681,-932C681,-932 619,-932 619,-932 613,-932 607,-926 607,-920 607,-920 607,-908 607,-908 607,-902 613,-896 619,-896 619,-896 681,-896 681,-896 687,-896 693,-902 693,-908 693,-908 693,-920 693,-920 693,-926 687,-932 681,-932"/>
<text text-anchor="middle" x="650" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters00_l1i_cache_cpu_side -->
<g id="node121" class="node">
<title>board_cache_hierarchy_clusters00_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M205.5,-84C205.5,-84 158.5,-84 158.5,-84 152.5,-84 146.5,-78 146.5,-72 146.5,-72 146.5,-60 146.5,-60 146.5,-54 152.5,-48 158.5,-48 158.5,-48 205.5,-48 205.5,-48 211.5,-48 217.5,-54 217.5,-60 217.5,-60 217.5,-72 217.5,-72 217.5,-78 211.5,-84 205.5,-84"/>
<text text-anchor="middle" x="182" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores00_core_icache_port&#45;&gt;board_cache_hierarchy_clusters00_l1i_cache_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores00_core_icache_port&#45;&gt;board_cache_hierarchy_clusters00_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M658.39,-895.76C667.1,-880.04 682.36,-857.82 703,-848 722.74,-838.61 6976.15,-840.47 6998,-840 7315.26,-833.16 12705,-918.33 12705,-601 12705,-601 12705,-601 12705,-325 12705,-115.15 12465.87,-205.28 12259,-170 12094.31,-141.92 379.59,-204.4 230,-130 214.49,-122.29 202.63,-106.92 194.57,-93.29"/>
<polygon fill="black" stroke="black" points="197.49,-91.33 189.61,-84.25 191.35,-94.7 197.49,-91.33"/>
</g>
<!-- board_processor_cores00_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores00_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M790.5,-932C790.5,-932 723.5,-932 723.5,-932 717.5,-932 711.5,-926 711.5,-920 711.5,-920 711.5,-908 711.5,-908 711.5,-902 717.5,-896 723.5,-896 723.5,-896 790.5,-896 790.5,-896 796.5,-896 802.5,-902 802.5,-908 802.5,-908 802.5,-920 802.5,-920 802.5,-926 796.5,-932 790.5,-932"/>
<text text-anchor="middle" x="757" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters00_l1d_cache_cpu_side -->
<g id="node123" class="node">
<title>board_cache_hierarchy_clusters00_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M399.5,-84C399.5,-84 352.5,-84 352.5,-84 346.5,-84 340.5,-78 340.5,-72 340.5,-72 340.5,-60 340.5,-60 340.5,-54 346.5,-48 352.5,-48 352.5,-48 399.5,-48 399.5,-48 405.5,-48 411.5,-54 411.5,-60 411.5,-60 411.5,-72 411.5,-72 411.5,-78 405.5,-84 399.5,-84"/>
<text text-anchor="middle" x="376" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores00_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters00_l1d_cache_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores00_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters00_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M768.28,-895.96C779.86,-880.14 799.49,-857.64 823,-848 842.09,-840.17 12694.96,-854.13 12710,-840 12729.39,-821.78 12725,-627.61 12725,-601 12725,-601 12725,-601 12725,-325 12725,-290.39 12735.58,-193.3 12710,-170 12646.92,-112.55 500.39,-167.99 424,-130 408.49,-122.29 396.63,-106.92 388.57,-93.29"/>
<polygon fill="black" stroke="black" points="391.49,-91.33 383.61,-84.25 385.35,-94.7 391.49,-91.33"/>
</g>
<!-- board_processor_cores00_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores00_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M958,-932C958,-932 928,-932 928,-932 922,-932 916,-926 916,-920 916,-920 916,-908 916,-908 916,-902 922,-896 928,-896 928,-896 958,-896 958,-896 964,-896 970,-902 970,-908 970,-908 970,-920 970,-920 970,-926 964,-932 958,-932"/>
<text text-anchor="middle" x="943" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters00_iptw_cache_cpu_side -->
<g id="node129" class="node">
<title>board_cache_hierarchy_clusters00_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M593.5,-84C593.5,-84 546.5,-84 546.5,-84 540.5,-84 534.5,-78 534.5,-72 534.5,-72 534.5,-60 534.5,-60 534.5,-54 540.5,-48 546.5,-48 546.5,-48 593.5,-48 593.5,-48 599.5,-48 605.5,-54 605.5,-60 605.5,-60 605.5,-72 605.5,-72 605.5,-78 599.5,-84 593.5,-84"/>
<text text-anchor="middle" x="570" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores00_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters00_iptw_cache_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores00_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters00_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M951.87,-895.74C961.03,-880.01 976.95,-857.77 998,-848 1016.47,-839.42 12715.16,-853.95 12730,-840 12749.39,-821.78 12745,-627.61 12745,-601 12745,-601 12745,-601 12745,-325 12745,-290.39 12755.58,-193.3 12730,-170 12667.82,-113.36 693.31,-167.46 618,-130 602.49,-122.29 590.63,-106.92 582.57,-93.29"/>
<polygon fill="black" stroke="black" points="585.49,-91.33 577.61,-84.25 579.35,-94.7 585.49,-91.33"/>
</g>
<!-- board_processor_cores00_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores00_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1133,-932C1133,-932 1103,-932 1103,-932 1097,-932 1091,-926 1091,-920 1091,-920 1091,-908 1091,-908 1091,-902 1097,-896 1103,-896 1103,-896 1133,-896 1133,-896 1139,-896 1145,-902 1145,-908 1145,-908 1145,-920 1145,-920 1145,-926 1139,-932 1133,-932"/>
<text text-anchor="middle" x="1118" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters00_dptw_cache_cpu_side -->
<g id="node131" class="node">
<title>board_cache_hierarchy_clusters00_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M787.5,-84C787.5,-84 740.5,-84 740.5,-84 734.5,-84 728.5,-78 728.5,-72 728.5,-72 728.5,-60 728.5,-60 728.5,-54 734.5,-48 740.5,-48 740.5,-48 787.5,-48 787.5,-48 793.5,-48 799.5,-54 799.5,-60 799.5,-60 799.5,-72 799.5,-72 799.5,-78 793.5,-84 787.5,-84"/>
<text text-anchor="middle" x="764" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores00_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters00_dptw_cache_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores00_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters00_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1134.06,-895.85C1150.22,-879.96 1176.73,-857.4 1205,-848 1224.02,-841.67 12735.39,-853.73 12750,-840 12788.78,-803.56 12765,-654.22 12765,-601 12765,-601 12765,-601 12765,-325 12765,-255.79 12801.16,-216.61 12750,-170 12688.8,-114.25 904.56,-161.51 828,-130 809.2,-122.26 792.94,-106.06 781.52,-92.02"/>
<polygon fill="black" stroke="black" points="784.26,-89.85 775.37,-84.09 778.73,-94.14 784.26,-89.85"/>
</g>
<!-- board_processor_cores00_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores00_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M576.5,-932C576.5,-932 505.5,-932 505.5,-932 499.5,-932 493.5,-926 493.5,-920 493.5,-920 493.5,-908 493.5,-908 493.5,-902 499.5,-896 505.5,-896 505.5,-896 576.5,-896 576.5,-896 582.5,-896 588.5,-902 588.5,-908 588.5,-908 588.5,-920 588.5,-920 588.5,-926 582.5,-932 576.5,-932"/>
<text text-anchor="middle" x="541" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores00_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores00_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M549.14,-895.77C557.63,-880.06 572.56,-857.84 593,-848 632.27,-829.1 6831.26,-861.81 6869,-840 6899.41,-822.43 6916.46,-783.98 6924.95,-757.78"/>
<polygon fill="black" stroke="black" points="6928.34,-758.65 6927.88,-748.07 6921.64,-756.63 6928.34,-758.65"/>
</g>
<!-- board_processor_cores00_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores00_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M463.5,-932C463.5,-932 388.5,-932 388.5,-932 382.5,-932 376.5,-926 376.5,-920 376.5,-920 376.5,-908 376.5,-908 376.5,-902 382.5,-896 388.5,-896 388.5,-896 463.5,-896 463.5,-896 469.5,-896 475.5,-902 475.5,-908 475.5,-908 475.5,-920 475.5,-920 475.5,-926 469.5,-932 463.5,-932"/>
<text text-anchor="middle" x="426" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node116" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6848,-748C6848,-748 6754,-748 6754,-748 6748,-748 6742,-742 6742,-736 6742,-736 6742,-724 6742,-724 6742,-718 6748,-712 6754,-712 6754,-712 6848,-712 6848,-712 6854,-712 6860,-718 6860,-724 6860,-724 6860,-736 6860,-736 6860,-742 6854,-748 6848,-748"/>
<text text-anchor="middle" x="6801" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores00_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores00_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M441.64,-887.11C451.95,-872.67 466.89,-856.03 485,-848 524.66,-830.41 6695.07,-861.07 6733,-840 6768.48,-820.28 6787.88,-773.51 6796.13,-748.12"/>
<polygon fill="black" stroke="black" points="438.53,-885.46 435.83,-895.71 444.33,-889.38 438.53,-885.46"/>
</g>
<!-- board_processor_cores00_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores00_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M346,-932C346,-932 316,-932 316,-932 310,-932 304,-926 304,-920 304,-920 304,-908 304,-908 304,-902 310,-896 316,-896 316,-896 346,-896 346,-896 352,-896 358,-902 358,-908 358,-908 358,-920 358,-920 358,-926 352,-932 346,-932"/>
<text text-anchor="middle" x="331" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores00_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores00_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M338.95,-886.22C344.63,-872.19 353.82,-856.25 368,-848 406.2,-825.76 6694.36,-861.47 6733,-840 6768.48,-820.28 6787.88,-773.51 6796.13,-748.12"/>
<polygon fill="black" stroke="black" points="335.54,-885.36 335.42,-895.96 342.12,-887.75 335.54,-885.36"/>
</g>
<!-- board_processor_cores01_core_icache_port -->
<g id="node9" class="node">
<title>board_processor_cores01_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1594,-932C1594,-932 1532,-932 1532,-932 1526,-932 1520,-926 1520,-920 1520,-920 1520,-908 1520,-908 1520,-902 1526,-896 1532,-896 1532,-896 1594,-896 1594,-896 1600,-896 1606,-902 1606,-908 1606,-908 1606,-920 1606,-920 1606,-926 1600,-932 1594,-932"/>
<text text-anchor="middle" x="1563" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters01_l1i_cache_cpu_side -->
<g id="node133" class="node">
<title>board_cache_hierarchy_clusters01_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M997.5,-84C997.5,-84 950.5,-84 950.5,-84 944.5,-84 938.5,-78 938.5,-72 938.5,-72 938.5,-60 938.5,-60 938.5,-54 944.5,-48 950.5,-48 950.5,-48 997.5,-48 997.5,-48 1003.5,-48 1009.5,-54 1009.5,-60 1009.5,-60 1009.5,-72 1009.5,-72 1009.5,-78 1003.5,-84 997.5,-84"/>
<text text-anchor="middle" x="974" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores01_core_icache_port&#45;&gt;board_cache_hierarchy_clusters01_l1i_cache_cpu_side -->
<g id="edge9" class="edge">
<title>board_processor_cores01_core_icache_port&#45;&gt;board_cache_hierarchy_clusters01_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1571.39,-895.76C1580.1,-880.04 1595.35,-857.81 1616,-848 1633.48,-839.69 12751.78,-853.14 12766,-840 12785.56,-821.92 12785,-627.64 12785,-601 12785,-601 12785,-601 12785,-325 12785,-290.35 12793.76,-193.17 12768,-170 12707.35,-115.45 1095.03,-166.33 1022,-130 1006.5,-122.29 994.63,-106.92 986.57,-93.29"/>
<polygon fill="black" stroke="black" points="989.49,-91.33 981.61,-84.25 983.35,-94.7 989.49,-91.33"/>
</g>
<!-- board_processor_cores01_core_dcache_port -->
<g id="node10" class="node">
<title>board_processor_cores01_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1703.5,-932C1703.5,-932 1636.5,-932 1636.5,-932 1630.5,-932 1624.5,-926 1624.5,-920 1624.5,-920 1624.5,-908 1624.5,-908 1624.5,-902 1630.5,-896 1636.5,-896 1636.5,-896 1703.5,-896 1703.5,-896 1709.5,-896 1715.5,-902 1715.5,-908 1715.5,-908 1715.5,-920 1715.5,-920 1715.5,-926 1709.5,-932 1703.5,-932"/>
<text text-anchor="middle" x="1670" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters01_l1d_cache_cpu_side -->
<g id="node135" class="node">
<title>board_cache_hierarchy_clusters01_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1191.5,-84C1191.5,-84 1144.5,-84 1144.5,-84 1138.5,-84 1132.5,-78 1132.5,-72 1132.5,-72 1132.5,-60 1132.5,-60 1132.5,-54 1138.5,-48 1144.5,-48 1144.5,-48 1191.5,-48 1191.5,-48 1197.5,-48 1203.5,-54 1203.5,-60 1203.5,-60 1203.5,-72 1203.5,-72 1203.5,-78 1197.5,-84 1191.5,-84"/>
<text text-anchor="middle" x="1168" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores01_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters01_l1d_cache_cpu_side -->
<g id="edge10" class="edge">
<title>board_processor_cores01_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters01_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1681.28,-895.96C1692.86,-880.14 1712.49,-857.64 1736,-848 1753.76,-840.72 12776.02,-853.14 12790,-840 12809.39,-821.78 12805,-627.61 12805,-601 12805,-601 12805,-601 12805,-325 12805,-290.39 12815.58,-193.31 12790,-170 12730.59,-115.87 1287.96,-165.8 1216,-130 1200.5,-122.29 1188.63,-106.92 1180.57,-93.29"/>
<polygon fill="black" stroke="black" points="1183.49,-91.33 1175.61,-84.25 1177.35,-94.7 1183.49,-91.33"/>
</g>
<!-- board_processor_cores01_core_mmu_itb_walker_port -->
<g id="node11" class="node">
<title>board_processor_cores01_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1871,-932C1871,-932 1841,-932 1841,-932 1835,-932 1829,-926 1829,-920 1829,-920 1829,-908 1829,-908 1829,-902 1835,-896 1841,-896 1841,-896 1871,-896 1871,-896 1877,-896 1883,-902 1883,-908 1883,-908 1883,-920 1883,-920 1883,-926 1877,-932 1871,-932"/>
<text text-anchor="middle" x="1856" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters01_iptw_cache_cpu_side -->
<g id="node141" class="node">
<title>board_cache_hierarchy_clusters01_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1385.5,-84C1385.5,-84 1338.5,-84 1338.5,-84 1332.5,-84 1326.5,-78 1326.5,-72 1326.5,-72 1326.5,-60 1326.5,-60 1326.5,-54 1332.5,-48 1338.5,-48 1338.5,-48 1385.5,-48 1385.5,-48 1391.5,-48 1397.5,-54 1397.5,-60 1397.5,-60 1397.5,-72 1397.5,-72 1397.5,-78 1391.5,-84 1385.5,-84"/>
<text text-anchor="middle" x="1362" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores01_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters01_iptw_cache_cpu_side -->
<g id="edge11" class="edge">
<title>board_processor_cores01_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters01_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1864.87,-895.74C1874.03,-880.01 1889.95,-857.77 1911,-848 1928.16,-840.03 12796.21,-852.96 12810,-840 12829.39,-821.78 12825,-627.61 12825,-601 12825,-601 12825,-601 12825,-325 12825,-290.39 12835.58,-193.31 12810,-170 12751.48,-116.68 1480.88,-165.26 1410,-130 1394.5,-122.29 1382.63,-106.92 1374.57,-93.29"/>
<polygon fill="black" stroke="black" points="1377.49,-91.33 1369.61,-84.25 1371.35,-94.7 1377.49,-91.33"/>
</g>
<!-- board_processor_cores01_core_mmu_dtb_walker_port -->
<g id="node12" class="node">
<title>board_processor_cores01_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2046,-932C2046,-932 2016,-932 2016,-932 2010,-932 2004,-926 2004,-920 2004,-920 2004,-908 2004,-908 2004,-902 2010,-896 2016,-896 2016,-896 2046,-896 2046,-896 2052,-896 2058,-902 2058,-908 2058,-908 2058,-920 2058,-920 2058,-926 2052,-932 2046,-932"/>
<text text-anchor="middle" x="2031" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters01_dptw_cache_cpu_side -->
<g id="node143" class="node">
<title>board_cache_hierarchy_clusters01_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1579.5,-84C1579.5,-84 1532.5,-84 1532.5,-84 1526.5,-84 1520.5,-78 1520.5,-72 1520.5,-72 1520.5,-60 1520.5,-60 1520.5,-54 1526.5,-48 1532.5,-48 1532.5,-48 1579.5,-48 1579.5,-48 1585.5,-48 1591.5,-54 1591.5,-60 1591.5,-60 1591.5,-72 1591.5,-72 1591.5,-78 1585.5,-84 1579.5,-84"/>
<text text-anchor="middle" x="1556" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores01_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters01_dptw_cache_cpu_side -->
<g id="edge12" class="edge">
<title>board_processor_cores01_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters01_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2047.06,-895.85C2063.22,-879.96 2089.73,-857.4 2118,-848 2135.65,-842.13 12816.45,-852.74 12830,-840 12868.78,-803.55 12845,-654.22 12845,-601 12845,-601 12845,-601 12845,-325 12845,-255.79 12881.16,-216.61 12830,-170 12772.46,-117.57 1691.99,-159.64 1620,-130 1601.2,-122.26 1584.95,-106.06 1573.52,-92.02"/>
<polygon fill="black" stroke="black" points="1576.27,-89.85 1567.37,-84.09 1570.73,-94.14 1576.27,-89.85"/>
</g>
<!-- board_processor_cores01_core_interrupts_int_requestor -->
<g id="node13" class="node">
<title>board_processor_cores01_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-932C1489.5,-932 1418.5,-932 1418.5,-932 1412.5,-932 1406.5,-926 1406.5,-920 1406.5,-920 1406.5,-908 1406.5,-908 1406.5,-902 1412.5,-896 1418.5,-896 1418.5,-896 1489.5,-896 1489.5,-896 1495.5,-896 1501.5,-902 1501.5,-908 1501.5,-908 1501.5,-920 1501.5,-920 1501.5,-926 1495.5,-932 1489.5,-932"/>
<text text-anchor="middle" x="1454" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores01_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge13" class="edge">
<title>board_processor_cores01_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1462.14,-895.77C1470.63,-880.06 1485.56,-857.84 1506,-848 1539.56,-831.84 6836.76,-858.64 6869,-840 6899.4,-822.43 6916.46,-783.97 6924.95,-757.78"/>
<polygon fill="black" stroke="black" points="6928.34,-758.65 6927.88,-748.07 6921.64,-756.63 6928.34,-758.65"/>
</g>
<!-- board_processor_cores01_core_interrupts_int_responder -->
<g id="node14" class="node">
<title>board_processor_cores01_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1376.5,-932C1376.5,-932 1301.5,-932 1301.5,-932 1295.5,-932 1289.5,-926 1289.5,-920 1289.5,-920 1289.5,-908 1289.5,-908 1289.5,-902 1295.5,-896 1301.5,-896 1301.5,-896 1376.5,-896 1376.5,-896 1382.5,-896 1388.5,-902 1388.5,-908 1388.5,-908 1388.5,-920 1388.5,-920 1388.5,-926 1382.5,-932 1376.5,-932"/>
<text text-anchor="middle" x="1339" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores01_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_processor_cores01_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1354.64,-887.11C1364.96,-872.68 1379.89,-856.04 1398,-848 1431.86,-832.97 6700.62,-858 6733,-840 6768.48,-820.28 6787.88,-773.51 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="1351.53,-885.46 1348.83,-895.71 1357.33,-889.38 1351.53,-885.46"/>
</g>
<!-- board_processor_cores01_core_interrupts_pio -->
<g id="node15" class="node">
<title>board_processor_cores01_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1259,-932C1259,-932 1229,-932 1229,-932 1223,-932 1217,-926 1217,-920 1217,-920 1217,-908 1217,-908 1217,-902 1223,-896 1229,-896 1229,-896 1259,-896 1259,-896 1265,-896 1271,-902 1271,-908 1271,-908 1271,-920 1271,-920 1271,-926 1265,-932 1259,-932"/>
<text text-anchor="middle" x="1244" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores01_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>board_processor_cores01_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1251.95,-886.22C1257.63,-872.19 1266.82,-856.26 1281,-848 1313.72,-828.95 6699.91,-858.39 6733,-840 6768.48,-820.28 6787.88,-773.51 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="1248.54,-885.36 1248.42,-895.96 1255.12,-887.75 1248.54,-885.36"/>
</g>
<!-- board_processor_cores02_core_icache_port -->
<g id="node16" class="node">
<title>board_processor_cores02_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2507,-932C2507,-932 2445,-932 2445,-932 2439,-932 2433,-926 2433,-920 2433,-920 2433,-908 2433,-908 2433,-902 2439,-896 2445,-896 2445,-896 2507,-896 2507,-896 2513,-896 2519,-902 2519,-908 2519,-908 2519,-920 2519,-920 2519,-926 2513,-932 2507,-932"/>
<text text-anchor="middle" x="2476" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters02_l1i_cache_cpu_side -->
<g id="node145" class="node">
<title>board_cache_hierarchy_clusters02_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1789.5,-84C1789.5,-84 1742.5,-84 1742.5,-84 1736.5,-84 1730.5,-78 1730.5,-72 1730.5,-72 1730.5,-60 1730.5,-60 1730.5,-54 1736.5,-48 1742.5,-48 1742.5,-48 1789.5,-48 1789.5,-48 1795.5,-48 1801.5,-54 1801.5,-60 1801.5,-60 1801.5,-72 1801.5,-72 1801.5,-78 1795.5,-84 1789.5,-84"/>
<text text-anchor="middle" x="1766" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores02_core_icache_port&#45;&gt;board_cache_hierarchy_clusters02_l1i_cache_cpu_side -->
<g id="edge16" class="edge">
<title>board_processor_cores02_core_icache_port&#45;&gt;board_cache_hierarchy_clusters02_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2484.39,-895.76C2493.1,-880.04 2508.35,-857.81 2529,-848 2545.18,-840.31 12832.85,-852.16 12846,-840 12865.56,-821.92 12865,-627.64 12865,-601 12865,-601 12865,-601 12865,-325 12865,-290.35 12873.76,-193.17 12848,-170 12791.03,-118.75 1882.6,-164.13 1814,-130 1798.5,-122.29 1786.63,-106.92 1778.57,-93.29"/>
<polygon fill="black" stroke="black" points="1781.49,-91.33 1773.61,-84.25 1775.36,-94.7 1781.49,-91.33"/>
</g>
<!-- board_processor_cores02_core_dcache_port -->
<g id="node17" class="node">
<title>board_processor_cores02_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2616.5,-932C2616.5,-932 2549.5,-932 2549.5,-932 2543.5,-932 2537.5,-926 2537.5,-920 2537.5,-920 2537.5,-908 2537.5,-908 2537.5,-902 2543.5,-896 2549.5,-896 2549.5,-896 2616.5,-896 2616.5,-896 2622.5,-896 2628.5,-902 2628.5,-908 2628.5,-908 2628.5,-920 2628.5,-920 2628.5,-926 2622.5,-932 2616.5,-932"/>
<text text-anchor="middle" x="2583" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters02_l1d_cache_cpu_side -->
<g id="node147" class="node">
<title>board_cache_hierarchy_clusters02_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1983.5,-84C1983.5,-84 1936.5,-84 1936.5,-84 1930.5,-84 1924.5,-78 1924.5,-72 1924.5,-72 1924.5,-60 1924.5,-60 1924.5,-54 1930.5,-48 1936.5,-48 1936.5,-48 1983.5,-48 1983.5,-48 1989.5,-48 1995.5,-54 1995.5,-60 1995.5,-60 1995.5,-72 1995.5,-72 1995.5,-78 1989.5,-84 1983.5,-84"/>
<text text-anchor="middle" x="1960" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores02_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters02_l1d_cache_cpu_side -->
<g id="edge17" class="edge">
<title>board_processor_cores02_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters02_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2594.28,-895.96C2605.86,-880.14 2625.49,-857.64 2649,-848 2665.42,-841.27 12857.07,-852.15 12870,-840 12889.39,-821.78 12885,-627.61 12885,-601 12885,-601 12885,-601 12885,-325 12885,-290.39 12895.58,-193.31 12870,-170 12814.25,-119.19 2075.53,-163.6 2008,-130 1992.5,-122.29 1980.63,-106.91 1972.57,-93.29"/>
<polygon fill="black" stroke="black" points="1975.49,-91.33 1967.61,-84.25 1969.36,-94.7 1975.49,-91.33"/>
</g>
<!-- board_processor_cores02_core_mmu_itb_walker_port -->
<g id="node18" class="node">
<title>board_processor_cores02_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2784,-932C2784,-932 2754,-932 2754,-932 2748,-932 2742,-926 2742,-920 2742,-920 2742,-908 2742,-908 2742,-902 2748,-896 2754,-896 2754,-896 2784,-896 2784,-896 2790,-896 2796,-902 2796,-908 2796,-908 2796,-920 2796,-920 2796,-926 2790,-932 2784,-932"/>
<text text-anchor="middle" x="2769" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters02_iptw_cache_cpu_side -->
<g id="node153" class="node">
<title>board_cache_hierarchy_clusters02_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2177.5,-84C2177.5,-84 2130.5,-84 2130.5,-84 2124.5,-84 2118.5,-78 2118.5,-72 2118.5,-72 2118.5,-60 2118.5,-60 2118.5,-54 2124.5,-48 2130.5,-48 2130.5,-48 2177.5,-48 2177.5,-48 2183.5,-48 2189.5,-54 2189.5,-60 2189.5,-60 2189.5,-72 2189.5,-72 2189.5,-78 2183.5,-84 2177.5,-84"/>
<text text-anchor="middle" x="2154" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores02_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters02_iptw_cache_cpu_side -->
<g id="edge18" class="edge">
<title>board_processor_cores02_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters02_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2777.87,-895.74C2787.03,-880.01 2802.95,-857.77 2824,-848 2839.85,-840.64 12877.27,-851.97 12890,-840 12909.39,-821.78 12905,-627.61 12905,-601 12905,-601 12905,-601 12905,-325 12905,-290.39 12915.58,-193.31 12890,-170 12835.14,-120.01 2268.45,-163.07 2202,-130 2186.5,-122.29 2174.63,-106.91 2166.57,-93.29"/>
<polygon fill="black" stroke="black" points="2169.49,-91.33 2161.61,-84.25 2163.36,-94.7 2169.49,-91.33"/>
</g>
<!-- board_processor_cores02_core_mmu_dtb_walker_port -->
<g id="node19" class="node">
<title>board_processor_cores02_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2959,-932C2959,-932 2929,-932 2929,-932 2923,-932 2917,-926 2917,-920 2917,-920 2917,-908 2917,-908 2917,-902 2923,-896 2929,-896 2929,-896 2959,-896 2959,-896 2965,-896 2971,-902 2971,-908 2971,-908 2971,-920 2971,-920 2971,-926 2965,-932 2959,-932"/>
<text text-anchor="middle" x="2944" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters02_dptw_cache_cpu_side -->
<g id="node155" class="node">
<title>board_cache_hierarchy_clusters02_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2371.5,-84C2371.5,-84 2324.5,-84 2324.5,-84 2318.5,-84 2312.5,-78 2312.5,-72 2312.5,-72 2312.5,-60 2312.5,-60 2312.5,-54 2318.5,-48 2324.5,-48 2324.5,-48 2371.5,-48 2371.5,-48 2377.5,-48 2383.5,-54 2383.5,-60 2383.5,-60 2383.5,-72 2383.5,-72 2383.5,-78 2377.5,-84 2371.5,-84"/>
<text text-anchor="middle" x="2348" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores02_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters02_dptw_cache_cpu_side -->
<g id="edge19" class="edge">
<title>board_processor_cores02_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters02_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2960.06,-895.85C2976.22,-879.96 3002.73,-857.41 3031,-848 3047.27,-842.58 12897.5,-851.75 12910,-840 12948.77,-803.55 12925,-654.22 12925,-601 12925,-601 12925,-601 12925,-325 12925,-255.79 12961.15,-216.62 12910,-170 12856.12,-120.89 2479.41,-157.76 2412,-130 2393.2,-122.26 2376.95,-106.06 2365.52,-92.02"/>
<polygon fill="black" stroke="black" points="2368.27,-89.85 2359.37,-84.09 2362.73,-94.14 2368.27,-89.85"/>
</g>
<!-- board_processor_cores02_core_interrupts_int_requestor -->
<g id="node20" class="node">
<title>board_processor_cores02_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2402.5,-932C2402.5,-932 2331.5,-932 2331.5,-932 2325.5,-932 2319.5,-926 2319.5,-920 2319.5,-920 2319.5,-908 2319.5,-908 2319.5,-902 2325.5,-896 2331.5,-896 2331.5,-896 2402.5,-896 2402.5,-896 2408.5,-896 2414.5,-902 2414.5,-908 2414.5,-908 2414.5,-920 2414.5,-920 2414.5,-926 2408.5,-932 2402.5,-932"/>
<text text-anchor="middle" x="2367" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores02_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge20" class="edge">
<title>board_processor_cores02_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2375.14,-895.77C2383.63,-880.06 2398.56,-857.85 2419,-848 2446.84,-834.59 6842.25,-855.47 6869,-840 6899.4,-822.42 6916.46,-783.97 6924.95,-757.77"/>
<polygon fill="black" stroke="black" points="6928.34,-758.65 6927.88,-748.07 6921.64,-756.62 6928.34,-758.65"/>
</g>
<!-- board_processor_cores02_core_interrupts_int_responder -->
<g id="node21" class="node">
<title>board_processor_cores02_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2289.5,-932C2289.5,-932 2214.5,-932 2214.5,-932 2208.5,-932 2202.5,-926 2202.5,-920 2202.5,-920 2202.5,-908 2202.5,-908 2202.5,-902 2208.5,-896 2214.5,-896 2214.5,-896 2289.5,-896 2289.5,-896 2295.5,-896 2301.5,-902 2301.5,-908 2301.5,-908 2301.5,-920 2301.5,-920 2301.5,-926 2295.5,-932 2289.5,-932"/>
<text text-anchor="middle" x="2252" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores02_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge21" class="edge">
<title>board_processor_cores02_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2267.64,-887.11C2277.96,-872.68 2292.89,-856.04 2311,-848 2339.07,-835.54 6706.16,-854.92 6733,-840 6768.48,-820.27 6787.88,-773.5 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="2264.53,-885.47 2261.83,-895.71 2270.33,-889.38 2264.53,-885.47"/>
</g>
<!-- board_processor_cores02_core_interrupts_pio -->
<g id="node22" class="node">
<title>board_processor_cores02_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2172,-932C2172,-932 2142,-932 2142,-932 2136,-932 2130,-926 2130,-920 2130,-920 2130,-908 2130,-908 2130,-902 2136,-896 2142,-896 2142,-896 2172,-896 2172,-896 2178,-896 2184,-902 2184,-908 2184,-908 2184,-920 2184,-920 2184,-926 2178,-932 2172,-932"/>
<text text-anchor="middle" x="2157" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores02_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge22" class="edge">
<title>board_processor_cores02_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2164.95,-886.22C2170.63,-872.2 2179.83,-856.26 2194,-848 2221.24,-832.13 6705.45,-855.32 6733,-840 6768.48,-820.28 6787.88,-773.5 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="2161.54,-885.37 2161.42,-895.96 2168.12,-887.75 2161.54,-885.37"/>
</g>
<!-- board_processor_cores03_core_icache_port -->
<g id="node23" class="node">
<title>board_processor_cores03_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3420,-932C3420,-932 3358,-932 3358,-932 3352,-932 3346,-926 3346,-920 3346,-920 3346,-908 3346,-908 3346,-902 3352,-896 3358,-896 3358,-896 3420,-896 3420,-896 3426,-896 3432,-902 3432,-908 3432,-908 3432,-920 3432,-920 3432,-926 3426,-932 3420,-932"/>
<text text-anchor="middle" x="3389" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters03_l1i_cache_cpu_side -->
<g id="node157" class="node">
<title>board_cache_hierarchy_clusters03_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2581.5,-84C2581.5,-84 2534.5,-84 2534.5,-84 2528.5,-84 2522.5,-78 2522.5,-72 2522.5,-72 2522.5,-60 2522.5,-60 2522.5,-54 2528.5,-48 2534.5,-48 2534.5,-48 2581.5,-48 2581.5,-48 2587.5,-48 2593.5,-54 2593.5,-60 2593.5,-60 2593.5,-72 2593.5,-72 2593.5,-78 2587.5,-84 2581.5,-84"/>
<text text-anchor="middle" x="2558" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores03_core_icache_port&#45;&gt;board_cache_hierarchy_clusters03_l1i_cache_cpu_side -->
<g id="edge23" class="edge">
<title>board_processor_cores03_core_icache_port&#45;&gt;board_cache_hierarchy_clusters03_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3397.39,-895.76C3406.1,-880.04 3421.35,-857.82 3442,-848 3456.87,-840.93 12913.91,-851.18 12926,-840 12945.56,-821.92 12945,-627.64 12945,-601 12945,-601 12945,-601 12945,-325 12945,-290.35 12953.76,-193.18 12928,-170 12821.43,-74.11 2734.35,-193.88 2606,-130 2590.5,-122.28 2578.63,-106.91 2570.58,-93.29"/>
<polygon fill="black" stroke="black" points="2573.49,-91.33 2565.61,-84.25 2567.36,-94.7 2573.49,-91.33"/>
</g>
<!-- board_processor_cores03_core_dcache_port -->
<g id="node24" class="node">
<title>board_processor_cores03_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3529.5,-932C3529.5,-932 3462.5,-932 3462.5,-932 3456.5,-932 3450.5,-926 3450.5,-920 3450.5,-920 3450.5,-908 3450.5,-908 3450.5,-902 3456.5,-896 3462.5,-896 3462.5,-896 3529.5,-896 3529.5,-896 3535.5,-896 3541.5,-902 3541.5,-908 3541.5,-908 3541.5,-920 3541.5,-920 3541.5,-926 3535.5,-932 3529.5,-932"/>
<text text-anchor="middle" x="3496" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters03_l1d_cache_cpu_side -->
<g id="node159" class="node">
<title>board_cache_hierarchy_clusters03_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2775.5,-84C2775.5,-84 2728.5,-84 2728.5,-84 2722.5,-84 2716.5,-78 2716.5,-72 2716.5,-72 2716.5,-60 2716.5,-60 2716.5,-54 2722.5,-48 2728.5,-48 2728.5,-48 2775.5,-48 2775.5,-48 2781.5,-48 2787.5,-54 2787.5,-60 2787.5,-60 2787.5,-72 2787.5,-72 2787.5,-78 2781.5,-84 2775.5,-84"/>
<text text-anchor="middle" x="2752" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores03_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters03_l1d_cache_cpu_side -->
<g id="edge24" class="edge">
<title>board_processor_cores03_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters03_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3507.28,-895.96C3518.86,-880.14 3538.49,-857.64 3562,-848 3577.08,-841.81 12938.12,-851.16 12950,-840 12969.39,-821.78 12965,-627.61 12965,-601 12965,-601 12965,-601 12965,-325 12965,-290.39 12975.58,-193.31 12950,-170 12845.81,-75.03 2926.2,-192.82 2800,-130 2784.5,-122.28 2772.63,-106.91 2764.58,-93.29"/>
<polygon fill="black" stroke="black" points="2767.49,-91.33 2759.61,-84.25 2761.36,-94.7 2767.49,-91.33"/>
</g>
<!-- board_processor_cores03_core_mmu_itb_walker_port -->
<g id="node25" class="node">
<title>board_processor_cores03_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3697,-932C3697,-932 3667,-932 3667,-932 3661,-932 3655,-926 3655,-920 3655,-920 3655,-908 3655,-908 3655,-902 3661,-896 3667,-896 3667,-896 3697,-896 3697,-896 3703,-896 3709,-902 3709,-908 3709,-908 3709,-920 3709,-920 3709,-926 3703,-932 3697,-932"/>
<text text-anchor="middle" x="3682" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters03_iptw_cache_cpu_side -->
<g id="node165" class="node">
<title>board_cache_hierarchy_clusters03_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2969.5,-84C2969.5,-84 2922.5,-84 2922.5,-84 2916.5,-84 2910.5,-78 2910.5,-72 2910.5,-72 2910.5,-60 2910.5,-60 2910.5,-54 2916.5,-48 2922.5,-48 2922.5,-48 2969.5,-48 2969.5,-48 2975.5,-48 2981.5,-54 2981.5,-60 2981.5,-60 2981.5,-72 2981.5,-72 2981.5,-78 2975.5,-84 2969.5,-84"/>
<text text-anchor="middle" x="2946" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores03_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters03_iptw_cache_cpu_side -->
<g id="edge25" class="edge">
<title>board_processor_cores03_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters03_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3690.87,-895.74C3700.03,-880.01 3715.95,-857.77 3737,-848 3751.54,-841.25 12958.32,-850.98 12970,-840 12989.39,-821.78 12985,-627.61 12985,-601 12985,-601 12985,-601 12985,-325 12985,-290.39 12995.57,-193.31 12970,-170 12867.6,-76.66 3118.04,-191.74 2994,-130 2978.5,-122.28 2966.63,-106.91 2958.58,-93.29"/>
<polygon fill="black" stroke="black" points="2961.49,-91.33 2953.61,-84.25 2955.36,-94.7 2961.49,-91.33"/>
</g>
<!-- board_processor_cores03_core_mmu_dtb_walker_port -->
<g id="node26" class="node">
<title>board_processor_cores03_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3872,-932C3872,-932 3842,-932 3842,-932 3836,-932 3830,-926 3830,-920 3830,-920 3830,-908 3830,-908 3830,-902 3836,-896 3842,-896 3842,-896 3872,-896 3872,-896 3878,-896 3884,-902 3884,-908 3884,-908 3884,-920 3884,-920 3884,-926 3878,-932 3872,-932"/>
<text text-anchor="middle" x="3857" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters03_dptw_cache_cpu_side -->
<g id="node167" class="node">
<title>board_cache_hierarchy_clusters03_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3163.5,-84C3163.5,-84 3116.5,-84 3116.5,-84 3110.5,-84 3104.5,-78 3104.5,-72 3104.5,-72 3104.5,-60 3104.5,-60 3104.5,-54 3110.5,-48 3116.5,-48 3116.5,-48 3163.5,-48 3163.5,-48 3169.5,-48 3175.5,-54 3175.5,-60 3175.5,-60 3175.5,-72 3175.5,-72 3175.5,-78 3169.5,-84 3163.5,-84"/>
<text text-anchor="middle" x="3140" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores03_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters03_dptw_cache_cpu_side -->
<g id="edge26" class="edge">
<title>board_processor_cores03_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters03_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3873.06,-895.85C3889.22,-879.96 3915.73,-857.41 3944,-848 3958.9,-843.04 12978.56,-850.76 12990,-840 13028.77,-803.55 13005,-654.22 13005,-601 13005,-601 13005,-601 13005,-325 13005,-255.79 13041.15,-216.63 12990,-170 12889.56,-78.43 3329.67,-181.78 3204,-130 3185.2,-122.25 3168.95,-106.05 3157.52,-92.02"/>
<polygon fill="black" stroke="black" points="3160.27,-89.85 3151.37,-84.09 3154.74,-94.13 3160.27,-89.85"/>
</g>
<!-- board_processor_cores03_core_interrupts_int_requestor -->
<g id="node27" class="node">
<title>board_processor_cores03_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3315.5,-932C3315.5,-932 3244.5,-932 3244.5,-932 3238.5,-932 3232.5,-926 3232.5,-920 3232.5,-920 3232.5,-908 3232.5,-908 3232.5,-902 3238.5,-896 3244.5,-896 3244.5,-896 3315.5,-896 3315.5,-896 3321.5,-896 3327.5,-902 3327.5,-908 3327.5,-908 3327.5,-920 3327.5,-920 3327.5,-926 3321.5,-932 3315.5,-932"/>
<text text-anchor="middle" x="3280" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores03_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge27" class="edge">
<title>board_processor_cores03_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3288.15,-895.78C3296.63,-880.07 3311.56,-857.85 3332,-848 3354.13,-837.33 6847.74,-852.3 6869,-840 6899.4,-822.41 6916.46,-783.97 6924.94,-757.77"/>
<polygon fill="black" stroke="black" points="6928.33,-758.65 6927.88,-748.06 6921.63,-756.62 6928.33,-758.65"/>
</g>
<!-- board_processor_cores03_core_interrupts_int_responder -->
<g id="node28" class="node">
<title>board_processor_cores03_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3202.5,-932C3202.5,-932 3127.5,-932 3127.5,-932 3121.5,-932 3115.5,-926 3115.5,-920 3115.5,-920 3115.5,-908 3115.5,-908 3115.5,-902 3121.5,-896 3127.5,-896 3127.5,-896 3202.5,-896 3202.5,-896 3208.5,-896 3214.5,-902 3214.5,-908 3214.5,-908 3214.5,-920 3214.5,-920 3214.5,-926 3208.5,-932 3202.5,-932"/>
<text text-anchor="middle" x="3165" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores03_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge28" class="edge">
<title>board_processor_cores03_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3180.65,-887.11C3190.96,-872.68 3205.89,-856.04 3224,-848 3246.27,-838.11 6711.7,-851.85 6733,-840 6768.47,-820.27 6787.88,-773.5 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="3177.53,-885.47 3174.84,-895.71 3183.33,-889.39 3177.53,-885.47"/>
</g>
<!-- board_processor_cores03_core_interrupts_pio -->
<g id="node29" class="node">
<title>board_processor_cores03_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3085,-932C3085,-932 3055,-932 3055,-932 3049,-932 3043,-926 3043,-920 3043,-920 3043,-908 3043,-908 3043,-902 3049,-896 3055,-896 3055,-896 3085,-896 3085,-896 3091,-896 3097,-902 3097,-908 3097,-908 3097,-920 3097,-920 3097,-926 3091,-932 3085,-932"/>
<text text-anchor="middle" x="3070" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores03_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge29" class="edge">
<title>board_processor_cores03_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3077.95,-886.22C3083.63,-872.2 3092.83,-856.26 3107,-848 3128.75,-835.32 6710.99,-852.24 6733,-840 6768.47,-820.27 6787.88,-773.5 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="3074.54,-885.37 3074.42,-895.96 3081.12,-887.76 3074.54,-885.37"/>
</g>
<!-- board_processor_cores04_core_icache_port -->
<g id="node30" class="node">
<title>board_processor_cores04_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4333,-932C4333,-932 4271,-932 4271,-932 4265,-932 4259,-926 4259,-920 4259,-920 4259,-908 4259,-908 4259,-902 4265,-896 4271,-896 4271,-896 4333,-896 4333,-896 4339,-896 4345,-902 4345,-908 4345,-908 4345,-920 4345,-920 4345,-926 4339,-932 4333,-932"/>
<text text-anchor="middle" x="4302" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters04_l1i_cache_cpu_side -->
<g id="node169" class="node">
<title>board_cache_hierarchy_clusters04_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3373.5,-84C3373.5,-84 3326.5,-84 3326.5,-84 3320.5,-84 3314.5,-78 3314.5,-72 3314.5,-72 3314.5,-60 3314.5,-60 3314.5,-54 3320.5,-48 3326.5,-48 3326.5,-48 3373.5,-48 3373.5,-48 3379.5,-48 3385.5,-54 3385.5,-60 3385.5,-60 3385.5,-72 3385.5,-72 3385.5,-78 3379.5,-84 3373.5,-84"/>
<text text-anchor="middle" x="3350" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores04_core_icache_port&#45;&gt;board_cache_hierarchy_clusters04_l1i_cache_cpu_side -->
<g id="edge30" class="edge">
<title>board_processor_cores04_core_icache_port&#45;&gt;board_cache_hierarchy_clusters04_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4310.39,-895.76C4319.1,-880.04 4334.35,-857.82 4355,-848 4368.56,-841.55 12994.97,-850.2 13006,-840 13025.56,-821.92 13025,-627.64 13025,-601 13025,-601 13025,-601 13025,-325 13025,-290.35 13033.75,-193.18 13008,-170 12908.79,-80.71 3517.48,-189.49 3398,-130 3382.5,-122.28 3370.63,-106.91 3362.58,-93.28"/>
<polygon fill="black" stroke="black" points="3365.49,-91.32 3357.61,-84.25 3359.36,-94.7 3365.49,-91.32"/>
</g>
<!-- board_processor_cores04_core_dcache_port -->
<g id="node31" class="node">
<title>board_processor_cores04_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4442.5,-932C4442.5,-932 4375.5,-932 4375.5,-932 4369.5,-932 4363.5,-926 4363.5,-920 4363.5,-920 4363.5,-908 4363.5,-908 4363.5,-902 4369.5,-896 4375.5,-896 4375.5,-896 4442.5,-896 4442.5,-896 4448.5,-896 4454.5,-902 4454.5,-908 4454.5,-908 4454.5,-920 4454.5,-920 4454.5,-926 4448.5,-932 4442.5,-932"/>
<text text-anchor="middle" x="4409" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters04_l1d_cache_cpu_side -->
<g id="node171" class="node">
<title>board_cache_hierarchy_clusters04_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3567.5,-84C3567.5,-84 3520.5,-84 3520.5,-84 3514.5,-84 3508.5,-78 3508.5,-72 3508.5,-72 3508.5,-60 3508.5,-60 3508.5,-54 3514.5,-48 3520.5,-48 3520.5,-48 3567.5,-48 3567.5,-48 3573.5,-48 3579.5,-54 3579.5,-60 3579.5,-60 3579.5,-72 3579.5,-72 3579.5,-78 3573.5,-84 3567.5,-84"/>
<text text-anchor="middle" x="3544" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores04_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters04_l1d_cache_cpu_side -->
<g id="edge31" class="edge">
<title>board_processor_cores04_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters04_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4420.28,-895.96C4431.86,-880.14 4451.49,-857.65 4475,-848 4488.74,-842.36 13019.18,-850.17 13030,-840 13049.39,-821.78 13045,-627.61 13045,-601 13045,-601 13045,-601 13045,-325 13045,-290.39 13055.57,-193.32 13030,-170 12933.13,-81.68 3709.34,-188.43 3592,-130 3576.5,-122.28 3564.63,-106.91 3556.58,-93.28"/>
<polygon fill="black" stroke="black" points="3559.49,-91.32 3551.61,-84.25 3553.36,-94.69 3559.49,-91.32"/>
</g>
<!-- board_processor_cores04_core_mmu_itb_walker_port -->
<g id="node32" class="node">
<title>board_processor_cores04_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4610,-932C4610,-932 4580,-932 4580,-932 4574,-932 4568,-926 4568,-920 4568,-920 4568,-908 4568,-908 4568,-902 4574,-896 4580,-896 4580,-896 4610,-896 4610,-896 4616,-896 4622,-902 4622,-908 4622,-908 4622,-920 4622,-920 4622,-926 4616,-932 4610,-932"/>
<text text-anchor="middle" x="4595" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters04_iptw_cache_cpu_side -->
<g id="node177" class="node">
<title>board_cache_hierarchy_clusters04_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3761.5,-84C3761.5,-84 3714.5,-84 3714.5,-84 3708.5,-84 3702.5,-78 3702.5,-72 3702.5,-72 3702.5,-60 3702.5,-60 3702.5,-54 3708.5,-48 3714.5,-48 3714.5,-48 3761.5,-48 3761.5,-48 3767.5,-48 3773.5,-54 3773.5,-60 3773.5,-60 3773.5,-72 3773.5,-72 3773.5,-78 3767.5,-84 3761.5,-84"/>
<text text-anchor="middle" x="3738" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores04_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters04_iptw_cache_cpu_side -->
<g id="edge32" class="edge">
<title>board_processor_cores04_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters04_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4603.87,-895.74C4613.03,-880.01 4628.95,-857.77 4650,-848 4663.23,-841.86 13039.37,-849.99 13050,-840 13069.39,-821.77 13065,-627.61 13065,-601 13065,-601 13065,-601 13065,-325 13065,-290.39 13075.57,-193.32 13050,-170 12954.92,-83.31 3901.18,-187.35 3786,-130 3770.5,-122.28 3758.63,-106.91 3750.58,-93.28"/>
<polygon fill="black" stroke="black" points="3753.49,-91.32 3745.61,-84.24 3747.36,-94.69 3753.49,-91.32"/>
</g>
<!-- board_processor_cores04_core_mmu_dtb_walker_port -->
<g id="node33" class="node">
<title>board_processor_cores04_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4785,-932C4785,-932 4755,-932 4755,-932 4749,-932 4743,-926 4743,-920 4743,-920 4743,-908 4743,-908 4743,-902 4749,-896 4755,-896 4755,-896 4785,-896 4785,-896 4791,-896 4797,-902 4797,-908 4797,-908 4797,-920 4797,-920 4797,-926 4791,-932 4785,-932"/>
<text text-anchor="middle" x="4770" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters04_dptw_cache_cpu_side -->
<g id="node179" class="node">
<title>board_cache_hierarchy_clusters04_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3955.5,-84C3955.5,-84 3908.5,-84 3908.5,-84 3902.5,-84 3896.5,-78 3896.5,-72 3896.5,-72 3896.5,-60 3896.5,-60 3896.5,-54 3902.5,-48 3908.5,-48 3908.5,-48 3955.5,-48 3955.5,-48 3961.5,-48 3967.5,-54 3967.5,-60 3967.5,-60 3967.5,-72 3967.5,-72 3967.5,-78 3961.5,-84 3955.5,-84"/>
<text text-anchor="middle" x="3932" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores04_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters04_dptw_cache_cpu_side -->
<g id="edge33" class="edge">
<title>board_processor_cores04_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters04_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4786.06,-895.85C4802.22,-879.96 4828.73,-857.41 4857,-848 4870.53,-843.5 13059.61,-849.77 13070,-840 13108.77,-803.55 13085,-654.22 13085,-601 13085,-601 13085,-601 13085,-325 13085,-255.79 13121.14,-216.64 13070,-170 12976.88,-85.08 4112.52,-178.03 3996,-130 3977.2,-122.25 3960.95,-106.05 3949.52,-92.02"/>
<polygon fill="black" stroke="black" points="3952.27,-89.84 3943.37,-84.09 3946.74,-94.13 3952.27,-89.84"/>
</g>
<!-- board_processor_cores04_core_interrupts_int_requestor -->
<g id="node34" class="node">
<title>board_processor_cores04_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4228.5,-932C4228.5,-932 4157.5,-932 4157.5,-932 4151.5,-932 4145.5,-926 4145.5,-920 4145.5,-920 4145.5,-908 4145.5,-908 4145.5,-902 4151.5,-896 4157.5,-896 4157.5,-896 4228.5,-896 4228.5,-896 4234.5,-896 4240.5,-902 4240.5,-908 4240.5,-908 4240.5,-920 4240.5,-920 4240.5,-926 4234.5,-932 4228.5,-932"/>
<text text-anchor="middle" x="4193" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores04_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge34" class="edge">
<title>board_processor_cores04_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4201.15,-895.78C4209.64,-880.07 4224.57,-857.86 4245,-848 4277.82,-832.16 6837.46,-858.26 6869,-840 6899.39,-822.4 6916.45,-783.96 6924.94,-757.77"/>
<polygon fill="black" stroke="black" points="6928.33,-758.65 6927.88,-748.06 6921.63,-756.62 6928.33,-758.65"/>
</g>
<!-- board_processor_cores04_core_interrupts_int_responder -->
<g id="node35" class="node">
<title>board_processor_cores04_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4115.5,-932C4115.5,-932 4040.5,-932 4040.5,-932 4034.5,-932 4028.5,-926 4028.5,-920 4028.5,-920 4028.5,-908 4028.5,-908 4028.5,-902 4034.5,-896 4040.5,-896 4040.5,-896 4115.5,-896 4115.5,-896 4121.5,-896 4127.5,-902 4127.5,-908 4127.5,-908 4127.5,-920 4127.5,-920 4127.5,-926 4121.5,-932 4115.5,-932"/>
<text text-anchor="middle" x="4078" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores04_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge35" class="edge">
<title>board_processor_cores04_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4093.65,-887.12C4103.96,-872.69 4118.89,-856.05 4137,-848 4169.95,-833.35 6701.5,-857.54 6733,-840 6768.47,-820.25 6787.87,-773.49 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="4090.54,-885.47 4087.84,-895.72 4096.34,-889.39 4090.54,-885.47"/>
</g>
<!-- board_processor_cores04_core_interrupts_pio -->
<g id="node36" class="node">
<title>board_processor_cores04_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3998,-932C3998,-932 3968,-932 3968,-932 3962,-932 3956,-926 3956,-920 3956,-920 3956,-908 3956,-908 3956,-902 3962,-896 3968,-896 3968,-896 3998,-896 3998,-896 4004,-896 4010,-902 4010,-908 4010,-908 4010,-920 4010,-920 4010,-926 4004,-932 3998,-932"/>
<text text-anchor="middle" x="3983" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores04_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge36" class="edge">
<title>board_processor_cores04_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3990.96,-886.23C3996.64,-872.2 4005.83,-856.27 4020,-848 4052.55,-829.01 6700.08,-858.33 6733,-840 6768.47,-820.25 6787.87,-773.49 6796.13,-748.11"/>
<polygon fill="black" stroke="black" points="3987.54,-885.37 3987.42,-895.96 3994.12,-887.76 3987.54,-885.37"/>
</g>
<!-- board_processor_cores05_core_icache_port -->
<g id="node37" class="node">
<title>board_processor_cores05_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5246,-932C5246,-932 5184,-932 5184,-932 5178,-932 5172,-926 5172,-920 5172,-920 5172,-908 5172,-908 5172,-902 5178,-896 5184,-896 5184,-896 5246,-896 5246,-896 5252,-896 5258,-902 5258,-908 5258,-908 5258,-920 5258,-920 5258,-926 5252,-932 5246,-932"/>
<text text-anchor="middle" x="5215" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters05_l1i_cache_cpu_side -->
<g id="node181" class="node">
<title>board_cache_hierarchy_clusters05_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4165.5,-84C4165.5,-84 4118.5,-84 4118.5,-84 4112.5,-84 4106.5,-78 4106.5,-72 4106.5,-72 4106.5,-60 4106.5,-60 4106.5,-54 4112.5,-48 4118.5,-48 4118.5,-48 4165.5,-48 4165.5,-48 4171.5,-48 4177.5,-54 4177.5,-60 4177.5,-60 4177.5,-72 4177.5,-72 4177.5,-78 4171.5,-84 4165.5,-84"/>
<text text-anchor="middle" x="4142" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores05_core_icache_port&#45;&gt;board_cache_hierarchy_clusters05_l1i_cache_cpu_side -->
<g id="edge37" class="edge">
<title>board_processor_cores05_core_icache_port&#45;&gt;board_cache_hierarchy_clusters05_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5223.39,-895.76C5232.1,-880.04 5247.36,-857.82 5268,-848 5292.52,-836.34 13066.07,-858.43 13086,-840 13105.56,-821.91 13105,-627.64 13105,-601 13105,-601 13105,-601 13105,-325 13105,-290.35 13113.75,-193.19 13088,-170 12996.16,-87.31 4300.62,-185.1 4190,-130 4174.5,-122.28 4162.63,-106.91 4154.58,-93.28"/>
<polygon fill="black" stroke="black" points="4157.49,-91.32 4149.61,-84.24 4151.36,-94.69 4157.49,-91.32"/>
</g>
<!-- board_processor_cores05_core_dcache_port -->
<g id="node38" class="node">
<title>board_processor_cores05_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5355.5,-932C5355.5,-932 5288.5,-932 5288.5,-932 5282.5,-932 5276.5,-926 5276.5,-920 5276.5,-920 5276.5,-908 5276.5,-908 5276.5,-902 5282.5,-896 5288.5,-896 5288.5,-896 5355.5,-896 5355.5,-896 5361.5,-896 5367.5,-902 5367.5,-908 5367.5,-908 5367.5,-920 5367.5,-920 5367.5,-926 5361.5,-932 5355.5,-932"/>
<text text-anchor="middle" x="5322" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters05_l1d_cache_cpu_side -->
<g id="node183" class="node">
<title>board_cache_hierarchy_clusters05_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4359.5,-84C4359.5,-84 4312.5,-84 4312.5,-84 4306.5,-84 4300.5,-78 4300.5,-72 4300.5,-72 4300.5,-60 4300.5,-60 4300.5,-54 4306.5,-48 4312.5,-48 4312.5,-48 4359.5,-48 4359.5,-48 4365.5,-48 4371.5,-54 4371.5,-60 4371.5,-60 4371.5,-72 4371.5,-72 4371.5,-78 4365.5,-84 4359.5,-84"/>
<text text-anchor="middle" x="4336" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores05_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters05_l1d_cache_cpu_side -->
<g id="edge38" class="edge">
<title>board_processor_cores05_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters05_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5333.28,-895.96C5344.86,-880.15 5364.49,-857.65 5388,-848 5412.81,-837.82 13090.47,-858.37 13110,-840 13129.39,-821.77 13125,-627.61 13125,-601 13125,-601 13125,-601 13125,-325 13125,-290.39 13135.57,-193.32 13110,-170 13020.46,-88.33 4492.48,-184.04 4384,-130 4368.5,-122.28 4356.63,-106.91 4348.58,-93.28"/>
<polygon fill="black" stroke="black" points="4351.49,-91.32 4343.61,-84.24 4345.36,-94.69 4351.49,-91.32"/>
</g>
<!-- board_processor_cores05_core_mmu_itb_walker_port -->
<g id="node39" class="node">
<title>board_processor_cores05_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5523,-932C5523,-932 5493,-932 5493,-932 5487,-932 5481,-926 5481,-920 5481,-920 5481,-908 5481,-908 5481,-902 5487,-896 5493,-896 5493,-896 5523,-896 5523,-896 5529,-896 5535,-902 5535,-908 5535,-908 5535,-920 5535,-920 5535,-926 5529,-932 5523,-932"/>
<text text-anchor="middle" x="5508" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters05_iptw_cache_cpu_side -->
<g id="node189" class="node">
<title>board_cache_hierarchy_clusters05_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4553.5,-84C4553.5,-84 4506.5,-84 4506.5,-84 4500.5,-84 4494.5,-78 4494.5,-72 4494.5,-72 4494.5,-60 4494.5,-60 4494.5,-54 4500.5,-48 4506.5,-48 4506.5,-48 4553.5,-48 4553.5,-48 4559.5,-48 4565.5,-54 4565.5,-60 4565.5,-60 4565.5,-72 4565.5,-72 4565.5,-78 4559.5,-84 4553.5,-84"/>
<text text-anchor="middle" x="4530" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores05_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters05_iptw_cache_cpu_side -->
<g id="edge39" class="edge">
<title>board_processor_cores05_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters05_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5516.87,-895.74C5526.03,-880.01 5541.95,-857.78 5563,-848 5586.83,-836.93 13110.86,-858 13130,-840 13149.39,-821.77 13145,-627.61 13145,-601 13145,-601 13145,-601 13145,-325 13145,-290.39 13155.57,-193.32 13130,-170 13042.25,-89.95 4684.32,-182.97 4578,-130 4562.5,-122.28 4550.63,-106.91 4542.58,-93.28"/>
<polygon fill="black" stroke="black" points="4545.49,-91.32 4537.61,-84.24 4539.36,-94.69 4545.49,-91.32"/>
</g>
<!-- board_processor_cores05_core_mmu_dtb_walker_port -->
<g id="node40" class="node">
<title>board_processor_cores05_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5698,-932C5698,-932 5668,-932 5668,-932 5662,-932 5656,-926 5656,-920 5656,-920 5656,-908 5656,-908 5656,-902 5662,-896 5668,-896 5668,-896 5698,-896 5698,-896 5704,-896 5710,-902 5710,-908 5710,-908 5710,-920 5710,-920 5710,-926 5704,-932 5698,-932"/>
<text text-anchor="middle" x="5683" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters05_dptw_cache_cpu_side -->
<g id="node191" class="node">
<title>board_cache_hierarchy_clusters05_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4747.5,-84C4747.5,-84 4700.5,-84 4700.5,-84 4694.5,-84 4688.5,-78 4688.5,-72 4688.5,-72 4688.5,-60 4688.5,-60 4688.5,-54 4694.5,-48 4700.5,-48 4700.5,-48 4747.5,-48 4747.5,-48 4753.5,-48 4759.5,-54 4759.5,-60 4759.5,-60 4759.5,-72 4759.5,-72 4759.5,-78 4753.5,-84 4747.5,-84"/>
<text text-anchor="middle" x="4724" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores05_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters05_dptw_cache_cpu_side -->
<g id="edge40" class="edge">
<title>board_processor_cores05_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters05_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5699.06,-895.85C5715.22,-879.96 5741.74,-857.41 5770,-848 5782.16,-843.95 13140.67,-848.78 13150,-840 13188.77,-803.55 13165,-654.22 13165,-601 13165,-601 13165,-601 13165,-325 13165,-255.79 13201.13,-216.65 13150,-170 13064.2,-91.73 4895.37,-174.28 4788,-130 4769.2,-122.25 4752.95,-106.05 4741.53,-92.01"/>
<polygon fill="black" stroke="black" points="4744.27,-89.84 4735.37,-84.08 4738.74,-94.13 4744.27,-89.84"/>
</g>
<!-- board_processor_cores05_core_interrupts_int_requestor -->
<g id="node41" class="node">
<title>board_processor_cores05_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5141.5,-932C5141.5,-932 5070.5,-932 5070.5,-932 5064.5,-932 5058.5,-926 5058.5,-920 5058.5,-920 5058.5,-908 5058.5,-908 5058.5,-902 5064.5,-896 5070.5,-896 5070.5,-896 5141.5,-896 5141.5,-896 5147.5,-896 5153.5,-902 5153.5,-908 5153.5,-908 5153.5,-920 5153.5,-920 5153.5,-926 5147.5,-932 5141.5,-932"/>
<text text-anchor="middle" x="5106" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores05_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge41" class="edge">
<title>board_processor_cores05_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M5114.15,-895.79C5122.64,-880.09 5137.57,-857.88 5158,-848 5179.39,-837.66 6848.44,-851.93 6869,-840 6899.38,-822.38 6916.44,-783.94 6924.93,-757.76"/>
<polygon fill="black" stroke="black" points="6928.32,-758.64 6927.88,-748.05 6921.63,-756.61 6928.32,-758.64"/>
</g>
<!-- board_processor_cores05_core_interrupts_int_responder -->
<g id="node42" class="node">
<title>board_processor_cores05_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5028.5,-932C5028.5,-932 4953.5,-932 4953.5,-932 4947.5,-932 4941.5,-926 4941.5,-920 4941.5,-920 4941.5,-908 4941.5,-908 4941.5,-902 4947.5,-896 4953.5,-896 4953.5,-896 5028.5,-896 5028.5,-896 5034.5,-896 5040.5,-902 5040.5,-908 5040.5,-908 5040.5,-920 5040.5,-920 5040.5,-926 5034.5,-932 5028.5,-932"/>
<text text-anchor="middle" x="4991" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores05_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge42" class="edge">
<title>board_processor_cores05_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5006.65,-887.13C5016.97,-872.7 5031.9,-856.07 5050,-848 5071.35,-838.48 6712.59,-851.39 6733,-840 6768.45,-820.22 6787.86,-773.47 6796.13,-748.1"/>
<polygon fill="black" stroke="black" points="5003.54,-885.48 5000.84,-895.73 5009.34,-889.4 5003.54,-885.48"/>
</g>
<!-- board_processor_cores05_core_interrupts_pio -->
<g id="node43" class="node">
<title>board_processor_cores05_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4911,-932C4911,-932 4881,-932 4881,-932 4875,-932 4869,-926 4869,-920 4869,-920 4869,-908 4869,-908 4869,-902 4875,-896 4881,-896 4881,-896 4911,-896 4911,-896 4917,-896 4923,-902 4923,-908 4923,-908 4923,-920 4923,-920 4923,-926 4917,-932 4911,-932"/>
<text text-anchor="middle" x="4896" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores05_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge43" class="edge">
<title>board_processor_cores05_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4903.96,-886.24C4909.64,-872.22 4918.84,-856.28 4933,-848 4954.58,-835.39 6711.17,-852.18 6733,-840 6768.45,-820.23 6787.87,-773.48 6796.13,-748.1"/>
<polygon fill="black" stroke="black" points="4900.55,-885.38 4900.42,-895.97 4907.13,-887.77 4900.55,-885.38"/>
</g>
<!-- board_processor_cores06_core_icache_port -->
<g id="node44" class="node">
<title>board_processor_cores06_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6159,-932C6159,-932 6097,-932 6097,-932 6091,-932 6085,-926 6085,-920 6085,-920 6085,-908 6085,-908 6085,-902 6091,-896 6097,-896 6097,-896 6159,-896 6159,-896 6165,-896 6171,-902 6171,-908 6171,-908 6171,-920 6171,-920 6171,-926 6165,-932 6159,-932"/>
<text text-anchor="middle" x="6128" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters06_l1i_cache_cpu_side -->
<g id="node193" class="node">
<title>board_cache_hierarchy_clusters06_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4957.5,-84C4957.5,-84 4910.5,-84 4910.5,-84 4904.5,-84 4898.5,-78 4898.5,-72 4898.5,-72 4898.5,-60 4898.5,-60 4898.5,-54 4904.5,-48 4910.5,-48 4910.5,-48 4957.5,-48 4957.5,-48 4963.5,-48 4969.5,-54 4969.5,-60 4969.5,-60 4969.5,-72 4969.5,-72 4969.5,-78 4963.5,-84 4957.5,-84"/>
<text text-anchor="middle" x="4934" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores06_core_icache_port&#45;&gt;board_cache_hierarchy_clusters06_l1i_cache_cpu_side -->
<g id="edge44" class="edge">
<title>board_processor_cores06_core_icache_port&#45;&gt;board_cache_hierarchy_clusters06_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6136.39,-895.76C6145.1,-880.04 6160.36,-857.82 6181,-848 6202.9,-837.58 13148.19,-856.47 13166,-840 13185.56,-821.91 13185,-627.64 13185,-601 13185,-601 13185,-601 13185,-325 13185,-290.35 13193.75,-193.19 13168,-170 13083.52,-93.91 5083.76,-180.71 4982,-130 4966.5,-122.28 4954.63,-106.91 4946.58,-93.28"/>
<polygon fill="black" stroke="black" points="4949.49,-91.32 4941.61,-84.24 4943.36,-94.69 4949.49,-91.32"/>
</g>
<!-- board_processor_cores06_core_dcache_port -->
<g id="node45" class="node">
<title>board_processor_cores06_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6268.5,-932C6268.5,-932 6201.5,-932 6201.5,-932 6195.5,-932 6189.5,-926 6189.5,-920 6189.5,-920 6189.5,-908 6189.5,-908 6189.5,-902 6195.5,-896 6201.5,-896 6201.5,-896 6268.5,-896 6268.5,-896 6274.5,-896 6280.5,-902 6280.5,-908 6280.5,-908 6280.5,-920 6280.5,-920 6280.5,-926 6274.5,-932 6268.5,-932"/>
<text text-anchor="middle" x="6235" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters06_l1d_cache_cpu_side -->
<g id="node195" class="node">
<title>board_cache_hierarchy_clusters06_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5151.5,-84C5151.5,-84 5104.5,-84 5104.5,-84 5098.5,-84 5092.5,-78 5092.5,-72 5092.5,-72 5092.5,-60 5092.5,-60 5092.5,-54 5098.5,-48 5104.5,-48 5104.5,-48 5151.5,-48 5151.5,-48 5157.5,-48 5163.5,-54 5163.5,-60 5163.5,-60 5163.5,-72 5163.5,-72 5163.5,-78 5157.5,-84 5151.5,-84"/>
<text text-anchor="middle" x="5128" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores06_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters06_l1d_cache_cpu_side -->
<g id="edge45" class="edge">
<title>board_processor_cores06_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters06_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6246.28,-895.96C6257.86,-880.15 6277.49,-857.65 6301,-848 6323.13,-838.92 13172.57,-856.39 13190,-840 13209.38,-821.77 13205,-627.61 13205,-601 13205,-601 13205,-601 13205,-325 13205,-290.39 13215.56,-193.33 13190,-170 13107.78,-94.98 5275.62,-179.65 5176,-130 5160.5,-122.28 5148.64,-106.9 5140.58,-93.28"/>
<polygon fill="black" stroke="black" points="5143.49,-91.32 5135.61,-84.24 5137.36,-94.69 5143.49,-91.32"/>
</g>
<!-- board_processor_cores06_core_mmu_itb_walker_port -->
<g id="node46" class="node">
<title>board_processor_cores06_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6436,-932C6436,-932 6406,-932 6406,-932 6400,-932 6394,-926 6394,-920 6394,-920 6394,-908 6394,-908 6394,-902 6400,-896 6406,-896 6406,-896 6436,-896 6436,-896 6442,-896 6448,-902 6448,-908 6448,-908 6448,-920 6448,-920 6448,-926 6442,-932 6436,-932"/>
<text text-anchor="middle" x="6421" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters06_iptw_cache_cpu_side -->
<g id="node201" class="node">
<title>board_cache_hierarchy_clusters06_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5345.5,-84C5345.5,-84 5298.5,-84 5298.5,-84 5292.5,-84 5286.5,-78 5286.5,-72 5286.5,-72 5286.5,-60 5286.5,-60 5286.5,-54 5292.5,-48 5298.5,-48 5298.5,-48 5345.5,-48 5345.5,-48 5351.5,-48 5357.5,-54 5357.5,-60 5357.5,-60 5357.5,-72 5357.5,-72 5357.5,-78 5351.5,-84 5345.5,-84"/>
<text text-anchor="middle" x="5322" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores06_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters06_iptw_cache_cpu_side -->
<g id="edge46" class="edge">
<title>board_processor_cores06_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters06_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6429.87,-895.74C6439.03,-880.01 6454.95,-857.78 6476,-848 6497.21,-838.15 13192.97,-856.02 13210,-840 13229.38,-821.77 13225,-627.61 13225,-601 13225,-601 13225,-601 13225,-325 13225,-290.39 13235.56,-193.33 13210,-170 13129.57,-96.6 5467.45,-178.58 5370,-130 5354.5,-122.27 5342.64,-106.9 5334.58,-93.28"/>
<polygon fill="black" stroke="black" points="5337.5,-91.32 5329.61,-84.24 5331.36,-94.69 5337.5,-91.32"/>
</g>
<!-- board_processor_cores06_core_mmu_dtb_walker_port -->
<g id="node47" class="node">
<title>board_processor_cores06_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6611,-932C6611,-932 6581,-932 6581,-932 6575,-932 6569,-926 6569,-920 6569,-920 6569,-908 6569,-908 6569,-902 6575,-896 6581,-896 6581,-896 6611,-896 6611,-896 6617,-896 6623,-902 6623,-908 6623,-908 6623,-920 6623,-920 6623,-926 6617,-932 6611,-932"/>
<text text-anchor="middle" x="6596" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters06_dptw_cache_cpu_side -->
<g id="node203" class="node">
<title>board_cache_hierarchy_clusters06_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5539.5,-84C5539.5,-84 5492.5,-84 5492.5,-84 5486.5,-84 5480.5,-78 5480.5,-72 5480.5,-72 5480.5,-60 5480.5,-60 5480.5,-54 5486.5,-48 5492.5,-48 5492.5,-48 5539.5,-48 5539.5,-48 5545.5,-48 5551.5,-54 5551.5,-60 5551.5,-60 5551.5,-72 5551.5,-72 5551.5,-78 5545.5,-84 5539.5,-84"/>
<text text-anchor="middle" x="5516" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores06_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters06_dptw_cache_cpu_side -->
<g id="edge47" class="edge">
<title>board_processor_cores06_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters06_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6612.06,-895.85C6628.22,-879.97 6654.74,-857.41 6683,-848 6704.57,-840.82 13213.44,-855.57 13230,-840 13268.77,-803.54 13245,-654.22 13245,-601 13245,-601 13245,-601 13245,-325 13245,-255.79 13281.12,-216.66 13230,-170 13151.52,-98.37 5678.22,-170.53 5580,-130 5561.21,-122.24 5544.95,-106.04 5533.53,-92.01"/>
<polygon fill="black" stroke="black" points="5536.27,-89.84 5527.38,-84.08 5530.74,-94.13 5536.27,-89.84"/>
</g>
<!-- board_processor_cores06_core_interrupts_int_requestor -->
<g id="node48" class="node">
<title>board_processor_cores06_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6054.5,-932C6054.5,-932 5983.5,-932 5983.5,-932 5977.5,-932 5971.5,-926 5971.5,-920 5971.5,-920 5971.5,-908 5971.5,-908 5971.5,-902 5977.5,-896 5983.5,-896 5983.5,-896 6054.5,-896 6054.5,-896 6060.5,-896 6066.5,-902 6066.5,-908 6066.5,-908 6066.5,-920 6066.5,-920 6066.5,-926 6060.5,-932 6054.5,-932"/>
<text text-anchor="middle" x="6019" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores06_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge48" class="edge">
<title>board_processor_cores06_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M6027.16,-895.81C6035.66,-880.13 6050.6,-857.93 6071,-848 6110.86,-828.59 6830.71,-862.35 6869,-840 6899.33,-822.3 6916.4,-783.88 6924.92,-757.72"/>
<polygon fill="black" stroke="black" points="6928.3,-758.62 6927.86,-748.03 6921.6,-756.58 6928.3,-758.62"/>
</g>
<!-- board_processor_cores06_core_interrupts_int_responder -->
<g id="node49" class="node">
<title>board_processor_cores06_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5941.5,-932C5941.5,-932 5866.5,-932 5866.5,-932 5860.5,-932 5854.5,-926 5854.5,-920 5854.5,-920 5854.5,-908 5854.5,-908 5854.5,-902 5860.5,-896 5866.5,-896 5866.5,-896 5941.5,-896 5941.5,-896 5947.5,-896 5953.5,-902 5953.5,-908 5953.5,-908 5953.5,-920 5953.5,-920 5953.5,-926 5947.5,-932 5941.5,-932"/>
<text text-anchor="middle" x="5904" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores06_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge49" class="edge">
<title>board_processor_cores06_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5919.67,-887.17C5929.99,-872.76 5944.92,-856.12 5963,-848 6002.03,-830.48 6695.7,-860.95 6733,-840 6768.39,-820.12 6787.83,-773.42 6796.11,-748.08"/>
<polygon fill="black" stroke="black" points="5916.56,-885.51 5913.85,-895.75 5922.36,-889.44 5916.56,-885.51"/>
</g>
<!-- board_processor_cores06_core_interrupts_pio -->
<g id="node50" class="node">
<title>board_processor_cores06_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5824,-932C5824,-932 5794,-932 5794,-932 5788,-932 5782,-926 5782,-920 5782,-920 5782,-908 5782,-908 5782,-902 5788,-896 5794,-896 5794,-896 5824,-896 5824,-896 5830,-896 5836,-902 5836,-908 5836,-908 5836,-920 5836,-920 5836,-926 5830,-932 5824,-932"/>
<text text-anchor="middle" x="5809" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores06_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge50" class="edge">
<title>board_processor_cores06_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5816.97,-886.26C5822.66,-872.25 5831.86,-856.31 5846,-848 5867.24,-835.52 6711.51,-852.05 6733,-840 6768.41,-820.15 6787.84,-773.43 6796.11,-748.08"/>
<polygon fill="black" stroke="black" points="5813.57,-885.39 5813.43,-895.99 5820.14,-887.79 5813.57,-885.39"/>
</g>
<!-- board_processor_cores07_core_icache_port -->
<g id="node51" class="node">
<title>board_processor_cores07_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7072,-932C7072,-932 7010,-932 7010,-932 7004,-932 6998,-926 6998,-920 6998,-920 6998,-908 6998,-908 6998,-902 7004,-896 7010,-896 7010,-896 7072,-896 7072,-896 7078,-896 7084,-902 7084,-908 7084,-908 7084,-920 7084,-920 7084,-926 7078,-932 7072,-932"/>
<text text-anchor="middle" x="7041" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters07_l1i_cache_cpu_side -->
<g id="node205" class="node">
<title>board_cache_hierarchy_clusters07_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5749.5,-84C5749.5,-84 5702.5,-84 5702.5,-84 5696.5,-84 5690.5,-78 5690.5,-72 5690.5,-72 5690.5,-60 5690.5,-60 5690.5,-54 5696.5,-48 5702.5,-48 5702.5,-48 5749.5,-48 5749.5,-48 5755.5,-48 5761.5,-54 5761.5,-60 5761.5,-60 5761.5,-72 5761.5,-72 5761.5,-78 5755.5,-84 5749.5,-84"/>
<text text-anchor="middle" x="5726" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores07_core_icache_port&#45;&gt;board_cache_hierarchy_clusters07_l1i_cache_cpu_side -->
<g id="edge51" class="edge">
<title>board_processor_cores07_core_icache_port&#45;&gt;board_cache_hierarchy_clusters07_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7049.39,-895.76C7058.1,-880.04 7073.36,-857.82 7094,-848 7113.29,-838.82 13230.32,-854.5 13246,-840 13265.56,-821.91 13265,-627.64 13265,-601 13265,-601 13265,-601 13265,-325 13265,-290.35 13273.74,-193.2 13248,-170 13170.89,-100.51 5866.9,-176.32 5774,-130 5758.5,-122.27 5746.64,-106.9 5738.58,-93.28"/>
<polygon fill="black" stroke="black" points="5741.5,-91.32 5733.61,-84.24 5735.36,-94.69 5741.5,-91.32"/>
</g>
<!-- board_processor_cores07_core_dcache_port -->
<g id="node52" class="node">
<title>board_processor_cores07_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7181.5,-932C7181.5,-932 7114.5,-932 7114.5,-932 7108.5,-932 7102.5,-926 7102.5,-920 7102.5,-920 7102.5,-908 7102.5,-908 7102.5,-902 7108.5,-896 7114.5,-896 7114.5,-896 7181.5,-896 7181.5,-896 7187.5,-896 7193.5,-902 7193.5,-908 7193.5,-908 7193.5,-920 7193.5,-920 7193.5,-926 7187.5,-932 7181.5,-932"/>
<text text-anchor="middle" x="7148" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters07_l1d_cache_cpu_side -->
<g id="node207" class="node">
<title>board_cache_hierarchy_clusters07_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5943.5,-84C5943.5,-84 5896.5,-84 5896.5,-84 5890.5,-84 5884.5,-78 5884.5,-72 5884.5,-72 5884.5,-60 5884.5,-60 5884.5,-54 5890.5,-48 5896.5,-48 5896.5,-48 5943.5,-48 5943.5,-48 5949.5,-48 5955.5,-54 5955.5,-60 5955.5,-60 5955.5,-72 5955.5,-72 5955.5,-78 5949.5,-84 5943.5,-84"/>
<text text-anchor="middle" x="5920" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores07_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters07_l1d_cache_cpu_side -->
<g id="edge52" class="edge">
<title>board_processor_cores07_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters07_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7159.28,-895.96C7170.86,-880.15 7190.49,-857.65 7214,-848 7233.45,-840.01 13254.68,-854.41 13270,-840 13289.38,-821.77 13285,-627.61 13285,-601 13285,-601 13285,-601 13285,-325 13285,-290.39 13295.56,-193.33 13270,-170 13195.1,-101.62 6058.76,-175.26 5968,-130 5952.5,-122.27 5940.64,-106.9 5932.58,-93.28"/>
<polygon fill="black" stroke="black" points="5935.5,-91.32 5927.61,-84.24 5929.36,-94.69 5935.5,-91.32"/>
</g>
<!-- board_processor_cores07_core_mmu_itb_walker_port -->
<g id="node53" class="node">
<title>board_processor_cores07_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7349,-932C7349,-932 7319,-932 7319,-932 7313,-932 7307,-926 7307,-920 7307,-920 7307,-908 7307,-908 7307,-902 7313,-896 7319,-896 7319,-896 7349,-896 7349,-896 7355,-896 7361,-902 7361,-908 7361,-908 7361,-920 7361,-920 7361,-926 7355,-932 7349,-932"/>
<text text-anchor="middle" x="7334" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters07_iptw_cache_cpu_side -->
<g id="node213" class="node">
<title>board_cache_hierarchy_clusters07_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6137.5,-84C6137.5,-84 6090.5,-84 6090.5,-84 6084.5,-84 6078.5,-78 6078.5,-72 6078.5,-72 6078.5,-60 6078.5,-60 6078.5,-54 6084.5,-48 6090.5,-48 6090.5,-48 6137.5,-48 6137.5,-48 6143.5,-48 6149.5,-54 6149.5,-60 6149.5,-60 6149.5,-72 6149.5,-72 6149.5,-78 6143.5,-84 6137.5,-84"/>
<text text-anchor="middle" x="6114" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores07_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters07_iptw_cache_cpu_side -->
<g id="edge53" class="edge">
<title>board_processor_cores07_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters07_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7342.87,-895.74C7352.03,-880.01 7367.95,-857.78 7389,-848 7407.58,-839.37 13275.07,-854.04 13290,-840 13309.38,-821.77 13305,-627.61 13305,-601 13305,-601 13305,-601 13305,-325 13305,-290.39 13315.56,-193.33 13290,-170 13216.89,-103.25 6250.59,-174.19 6162,-130 6146.5,-122.27 6134.64,-106.9 6126.58,-93.28"/>
<polygon fill="black" stroke="black" points="6129.5,-91.32 6121.61,-84.24 6123.36,-94.69 6129.5,-91.32"/>
</g>
<!-- board_processor_cores07_core_mmu_dtb_walker_port -->
<g id="node54" class="node">
<title>board_processor_cores07_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7524,-932C7524,-932 7494,-932 7494,-932 7488,-932 7482,-926 7482,-920 7482,-920 7482,-908 7482,-908 7482,-902 7488,-896 7494,-896 7494,-896 7524,-896 7524,-896 7530,-896 7536,-902 7536,-908 7536,-908 7536,-920 7536,-920 7536,-926 7530,-932 7524,-932"/>
<text text-anchor="middle" x="7509" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters07_dptw_cache_cpu_side -->
<g id="node215" class="node">
<title>board_cache_hierarchy_clusters07_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6331.5,-84C6331.5,-84 6284.5,-84 6284.5,-84 6278.5,-84 6272.5,-78 6272.5,-72 6272.5,-72 6272.5,-60 6272.5,-60 6272.5,-54 6278.5,-48 6284.5,-48 6284.5,-48 6331.5,-48 6331.5,-48 6337.5,-48 6343.5,-54 6343.5,-60 6343.5,-60 6343.5,-72 6343.5,-72 6343.5,-78 6337.5,-84 6331.5,-84"/>
<text text-anchor="middle" x="6308" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores07_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters07_dptw_cache_cpu_side -->
<g id="edge54" class="edge">
<title>board_processor_cores07_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters07_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7525.06,-895.86C7541.22,-879.97 7567.74,-857.41 7596,-848 7614.82,-841.73 13295.55,-853.59 13310,-840 13348.76,-803.54 13325,-654.22 13325,-601 13325,-601 13325,-601 13325,-325 13325,-255.79 13361.11,-216.67 13310,-170 13238.84,-105.02 6461.07,-166.78 6372,-130 6353.21,-122.24 6336.95,-106.04 6325.53,-92.01"/>
<polygon fill="black" stroke="black" points="6328.27,-89.83 6319.38,-84.08 6322.74,-94.13 6328.27,-89.83"/>
</g>
<!-- board_processor_cores07_core_interrupts_int_requestor -->
<g id="node55" class="node">
<title>board_processor_cores07_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6967.5,-932C6967.5,-932 6896.5,-932 6896.5,-932 6890.5,-932 6884.5,-926 6884.5,-920 6884.5,-920 6884.5,-908 6884.5,-908 6884.5,-902 6890.5,-896 6896.5,-896 6896.5,-896 6967.5,-896 6967.5,-896 6973.5,-896 6979.5,-902 6979.5,-908 6979.5,-908 6979.5,-920 6979.5,-920 6979.5,-926 6973.5,-932 6967.5,-932"/>
<text text-anchor="middle" x="6932" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores07_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge55" class="edge">
<title>board_processor_cores07_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M6932,-895.88C6932,-864.31 6932,-796.67 6932,-758.57"/>
<polygon fill="black" stroke="black" points="6935.5,-758.21 6932,-748.21 6928.5,-758.21 6935.5,-758.21"/>
</g>
<!-- board_processor_cores07_core_interrupts_int_responder -->
<g id="node56" class="node">
<title>board_processor_cores07_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6854.5,-932C6854.5,-932 6779.5,-932 6779.5,-932 6773.5,-932 6767.5,-926 6767.5,-920 6767.5,-920 6767.5,-908 6767.5,-908 6767.5,-902 6773.5,-896 6779.5,-896 6779.5,-896 6854.5,-896 6854.5,-896 6860.5,-896 6866.5,-902 6866.5,-908 6866.5,-908 6866.5,-920 6866.5,-920 6866.5,-926 6860.5,-932 6854.5,-932"/>
<text text-anchor="middle" x="6817" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores07_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge56" class="edge">
<title>board_processor_cores07_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M6814.59,-885.54C6811.24,-847.49 6805.29,-779.85 6802.51,-748.21"/>
<polygon fill="black" stroke="black" points="6811.13,-886.22 6815.49,-895.88 6818.11,-885.61 6811.13,-886.22"/>
</g>
<!-- board_processor_cores07_core_interrupts_pio -->
<g id="node57" class="node">
<title>board_processor_cores07_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6737,-932C6737,-932 6707,-932 6707,-932 6701,-932 6695,-926 6695,-920 6695,-920 6695,-908 6695,-908 6695,-902 6701,-896 6707,-896 6707,-896 6737,-896 6737,-896 6743,-896 6749,-902 6749,-908 6749,-908 6749,-920 6749,-920 6749,-926 6743,-932 6737,-932"/>
<text text-anchor="middle" x="6722" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores07_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge57" class="edge">
<title>board_processor_cores07_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M6733.5,-886.51C6749.93,-848.65 6779.68,-780.12 6793.53,-748.21"/>
<polygon fill="black" stroke="black" points="6730.2,-885.31 6729.43,-895.88 6736.62,-888.1 6730.2,-885.31"/>
</g>
<!-- board_processor_cores08_core_icache_port -->
<g id="node58" class="node">
<title>board_processor_cores08_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7985,-932C7985,-932 7923,-932 7923,-932 7917,-932 7911,-926 7911,-920 7911,-920 7911,-908 7911,-908 7911,-902 7917,-896 7923,-896 7923,-896 7985,-896 7985,-896 7991,-896 7997,-902 7997,-908 7997,-908 7997,-920 7997,-920 7997,-926 7991,-932 7985,-932"/>
<text text-anchor="middle" x="7954" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters08_l1i_cache_cpu_side -->
<g id="node217" class="node">
<title>board_cache_hierarchy_clusters08_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6541.5,-84C6541.5,-84 6494.5,-84 6494.5,-84 6488.5,-84 6482.5,-78 6482.5,-72 6482.5,-72 6482.5,-60 6482.5,-60 6482.5,-54 6488.5,-48 6494.5,-48 6494.5,-48 6541.5,-48 6541.5,-48 6547.5,-48 6553.5,-54 6553.5,-60 6553.5,-60 6553.5,-72 6553.5,-72 6553.5,-78 6547.5,-84 6541.5,-84"/>
<text text-anchor="middle" x="6518" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores08_core_icache_port&#45;&gt;board_cache_hierarchy_clusters08_l1i_cache_cpu_side -->
<g id="edge58" class="edge">
<title>board_processor_cores08_core_icache_port&#45;&gt;board_cache_hierarchy_clusters08_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7962.39,-895.76C7971.1,-880.04 7986.36,-857.82 8007,-848 8023.68,-840.06 13312.44,-852.54 13326,-840 13345.56,-821.91 13345,-627.64 13345,-601 13345,-601 13345,-601 13345,-325 13345,-290.35 13353.73,-193.2 13328,-170 13258.25,-107.11 6650.04,-171.93 6566,-130 6550.5,-122.27 6538.64,-106.9 6530.58,-93.27"/>
<polygon fill="black" stroke="black" points="6533.5,-91.31 6525.61,-84.24 6527.36,-94.69 6533.5,-91.31"/>
</g>
<!-- board_processor_cores08_core_dcache_port -->
<g id="node59" class="node">
<title>board_processor_cores08_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8094.5,-932C8094.5,-932 8027.5,-932 8027.5,-932 8021.5,-932 8015.5,-926 8015.5,-920 8015.5,-920 8015.5,-908 8015.5,-908 8015.5,-902 8021.5,-896 8027.5,-896 8027.5,-896 8094.5,-896 8094.5,-896 8100.5,-896 8106.5,-902 8106.5,-908 8106.5,-908 8106.5,-920 8106.5,-920 8106.5,-926 8100.5,-932 8094.5,-932"/>
<text text-anchor="middle" x="8061" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters08_l1d_cache_cpu_side -->
<g id="node219" class="node">
<title>board_cache_hierarchy_clusters08_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6735.5,-84C6735.5,-84 6688.5,-84 6688.5,-84 6682.5,-84 6676.5,-78 6676.5,-72 6676.5,-72 6676.5,-60 6676.5,-60 6676.5,-54 6682.5,-48 6688.5,-48 6688.5,-48 6735.5,-48 6735.5,-48 6741.5,-48 6747.5,-54 6747.5,-60 6747.5,-60 6747.5,-72 6747.5,-72 6747.5,-78 6741.5,-84 6735.5,-84"/>
<text text-anchor="middle" x="6712" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores08_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters08_l1d_cache_cpu_side -->
<g id="edge59" class="edge">
<title>board_processor_cores08_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters08_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8072.28,-895.96C8083.86,-880.15 8103.49,-857.65 8127,-848 8143.78,-841.11 13336.79,-852.43 13350,-840 13369.38,-821.77 13365,-627.61 13365,-601 13365,-601 13365,-601 13365,-325 13365,-290.39 13375.55,-193.34 13350,-170 13282.42,-108.27 6841.9,-170.87 6760,-130 6744.51,-122.27 6732.64,-106.9 6724.58,-93.27"/>
<polygon fill="black" stroke="black" points="6727.5,-91.31 6719.61,-84.24 6721.36,-94.69 6727.5,-91.31"/>
</g>
<!-- board_processor_cores08_core_mmu_itb_walker_port -->
<g id="node60" class="node">
<title>board_processor_cores08_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8262,-932C8262,-932 8232,-932 8232,-932 8226,-932 8220,-926 8220,-920 8220,-920 8220,-908 8220,-908 8220,-902 8226,-896 8232,-896 8232,-896 8262,-896 8262,-896 8268,-896 8274,-902 8274,-908 8274,-908 8274,-920 8274,-920 8274,-926 8268,-932 8262,-932"/>
<text text-anchor="middle" x="8247" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters08_iptw_cache_cpu_side -->
<g id="node225" class="node">
<title>board_cache_hierarchy_clusters08_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6929.5,-84C6929.5,-84 6882.5,-84 6882.5,-84 6876.5,-84 6870.5,-78 6870.5,-72 6870.5,-72 6870.5,-60 6870.5,-60 6870.5,-54 6876.5,-48 6882.5,-48 6882.5,-48 6929.5,-48 6929.5,-48 6935.5,-48 6941.5,-54 6941.5,-60 6941.5,-60 6941.5,-72 6941.5,-72 6941.5,-78 6935.5,-84 6929.5,-84"/>
<text text-anchor="middle" x="6906" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores08_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters08_iptw_cache_cpu_side -->
<g id="edge60" class="edge">
<title>board_processor_cores08_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters08_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8255.87,-895.74C8265.04,-880.01 8280.95,-857.78 8302,-848 8317.96,-840.58 13357.18,-852.06 13370,-840 13389.38,-821.77 13385,-627.61 13385,-601 13385,-601 13385,-601 13385,-325 13385,-290.39 13395.55,-193.34 13370,-170 13304.21,-109.89 7033.73,-169.8 6954,-130 6938.51,-122.27 6926.64,-106.89 6918.58,-93.27"/>
<polygon fill="black" stroke="black" points="6921.5,-91.31 6913.61,-84.24 6915.36,-94.69 6921.5,-91.31"/>
</g>
<!-- board_processor_cores08_core_mmu_dtb_walker_port -->
<g id="node61" class="node">
<title>board_processor_cores08_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8437,-932C8437,-932 8407,-932 8407,-932 8401,-932 8395,-926 8395,-920 8395,-920 8395,-908 8395,-908 8395,-902 8401,-896 8407,-896 8407,-896 8437,-896 8437,-896 8443,-896 8449,-902 8449,-908 8449,-908 8449,-920 8449,-920 8449,-926 8443,-932 8437,-932"/>
<text text-anchor="middle" x="8422" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters08_dptw_cache_cpu_side -->
<g id="node227" class="node">
<title>board_cache_hierarchy_clusters08_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M7123.5,-84C7123.5,-84 7076.5,-84 7076.5,-84 7070.5,-84 7064.5,-78 7064.5,-72 7064.5,-72 7064.5,-60 7064.5,-60 7064.5,-54 7070.5,-48 7076.5,-48 7076.5,-48 7123.5,-48 7123.5,-48 7129.5,-48 7135.5,-54 7135.5,-60 7135.5,-60 7135.5,-72 7135.5,-72 7135.5,-78 7129.5,-84 7123.5,-84"/>
<text text-anchor="middle" x="7100" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores08_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters08_dptw_cache_cpu_side -->
<g id="edge61" class="edge">
<title>board_processor_cores08_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters08_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8438.06,-895.86C8454.22,-879.97 8480.74,-857.42 8509,-848 8525.08,-842.64 13377.66,-851.61 13390,-840 13428.76,-803.54 13405,-654.22 13405,-601 13405,-601 13405,-601 13405,-325 13405,-255.79 13441.09,-216.69 13390,-170 13326.16,-111.67 7243.92,-163.03 7164,-130 7145.21,-122.23 7128.96,-106.03 7117.53,-92"/>
<polygon fill="black" stroke="black" points="7120.27,-89.83 7111.38,-84.08 7114.74,-94.12 7120.27,-89.83"/>
</g>
<!-- board_processor_cores08_core_interrupts_int_requestor -->
<g id="node62" class="node">
<title>board_processor_cores08_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7880.5,-932C7880.5,-932 7809.5,-932 7809.5,-932 7803.5,-932 7797.5,-926 7797.5,-920 7797.5,-920 7797.5,-908 7797.5,-908 7797.5,-902 7803.5,-896 7809.5,-896 7809.5,-896 7880.5,-896 7880.5,-896 7886.5,-896 7892.5,-902 7892.5,-908 7892.5,-908 7892.5,-920 7892.5,-920 7892.5,-926 7886.5,-932 7880.5,-932"/>
<text text-anchor="middle" x="7845" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores08_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge62" class="edge">
<title>board_processor_cores08_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M7835.2,-895.78C7825.54,-880.53 7809.29,-859.02 7789,-848 7651.7,-773.41 7171.3,-742.77 6996.35,-733.92"/>
<polygon fill="black" stroke="black" points="6996.43,-730.42 6986.26,-733.42 6996.08,-737.41 6996.43,-730.42"/>
</g>
<!-- board_processor_cores08_core_interrupts_int_responder -->
<g id="node63" class="node">
<title>board_processor_cores08_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7767.5,-932C7767.5,-932 7692.5,-932 7692.5,-932 7686.5,-932 7680.5,-926 7680.5,-920 7680.5,-920 7680.5,-908 7680.5,-908 7680.5,-902 7686.5,-896 7692.5,-896 7692.5,-896 7767.5,-896 7767.5,-896 7773.5,-896 7779.5,-902 7779.5,-908 7779.5,-908 7779.5,-920 7779.5,-920 7779.5,-926 7773.5,-932 7767.5,-932"/>
<text text-anchor="middle" x="7730" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores08_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge63" class="edge">
<title>board_processor_cores08_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M7714.33,-887.16C7704.01,-872.75 7689.08,-856.11 7671,-848 7630.35,-829.76 6907.85,-861.81 6869,-840 6833.6,-820.13 6814.17,-773.42 6805.89,-748.08"/>
<polygon fill="black" stroke="black" points="7711.64,-889.43 7720.15,-895.75 7717.44,-885.51 7711.64,-889.43"/>
</g>
<!-- board_processor_cores08_core_interrupts_pio -->
<g id="node64" class="node">
<title>board_processor_cores08_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7650,-932C7650,-932 7620,-932 7620,-932 7614,-932 7608,-926 7608,-920 7608,-920 7608,-908 7608,-908 7608,-902 7614,-896 7620,-896 7620,-896 7650,-896 7650,-896 7656,-896 7662,-902 7662,-908 7662,-908 7662,-920 7662,-920 7662,-926 7656,-932 7650,-932"/>
<text text-anchor="middle" x="7635" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores08_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge64" class="edge">
<title>board_processor_cores08_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M7611.5,-888.9C7595.25,-874 7572.25,-856.22 7548,-848 7512.27,-835.89 6901.88,-858.5 6869,-840 6833.62,-820.1 6814.18,-773.4 6805.89,-748.07"/>
<polygon fill="black" stroke="black" points="7609.25,-891.58 7618.92,-895.92 7614.06,-886.5 7609.25,-891.58"/>
</g>
<!-- board_processor_cores09_core_icache_port -->
<g id="node65" class="node">
<title>board_processor_cores09_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8898,-932C8898,-932 8836,-932 8836,-932 8830,-932 8824,-926 8824,-920 8824,-920 8824,-908 8824,-908 8824,-902 8830,-896 8836,-896 8836,-896 8898,-896 8898,-896 8904,-896 8910,-902 8910,-908 8910,-908 8910,-920 8910,-920 8910,-926 8904,-932 8898,-932"/>
<text text-anchor="middle" x="8867" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters09_l1i_cache_cpu_side -->
<g id="node229" class="node">
<title>board_cache_hierarchy_clusters09_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M7333.5,-84C7333.5,-84 7286.5,-84 7286.5,-84 7280.5,-84 7274.5,-78 7274.5,-72 7274.5,-72 7274.5,-60 7274.5,-60 7274.5,-54 7280.5,-48 7286.5,-48 7286.5,-48 7333.5,-48 7333.5,-48 7339.5,-48 7345.5,-54 7345.5,-60 7345.5,-60 7345.5,-72 7345.5,-72 7345.5,-78 7339.5,-84 7333.5,-84"/>
<text text-anchor="middle" x="7310" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores09_core_icache_port&#45;&gt;board_cache_hierarchy_clusters09_l1i_cache_cpu_side -->
<g id="edge65" class="edge">
<title>board_processor_cores09_core_icache_port&#45;&gt;board_cache_hierarchy_clusters09_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8875.39,-895.76C8884.1,-880.05 8899.36,-857.83 8920,-848 8934.06,-841.31 13394.57,-850.58 13406,-840 13425.55,-821.91 13425,-627.64 13425,-601 13425,-601 13425,-601 13425,-325 13425,-290.35 13433.73,-193.21 13408,-170 13345.61,-113.71 7433.18,-167.54 7358,-130 7342.51,-122.26 7330.64,-106.89 7322.58,-93.27"/>
<polygon fill="black" stroke="black" points="7325.5,-91.31 7317.61,-84.23 7319.37,-94.68 7325.5,-91.31"/>
</g>
<!-- board_processor_cores09_core_dcache_port -->
<g id="node66" class="node">
<title>board_processor_cores09_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9007.5,-932C9007.5,-932 8940.5,-932 8940.5,-932 8934.5,-932 8928.5,-926 8928.5,-920 8928.5,-920 8928.5,-908 8928.5,-908 8928.5,-902 8934.5,-896 8940.5,-896 8940.5,-896 9007.5,-896 9007.5,-896 9013.5,-896 9019.5,-902 9019.5,-908 9019.5,-908 9019.5,-920 9019.5,-920 9019.5,-926 9013.5,-932 9007.5,-932"/>
<text text-anchor="middle" x="8974" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters09_l1d_cache_cpu_side -->
<g id="node231" class="node">
<title>board_cache_hierarchy_clusters09_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M7527.5,-84C7527.5,-84 7480.5,-84 7480.5,-84 7474.5,-84 7468.5,-78 7468.5,-72 7468.5,-72 7468.5,-60 7468.5,-60 7468.5,-54 7474.5,-48 7480.5,-48 7480.5,-48 7527.5,-48 7527.5,-48 7533.5,-48 7539.5,-54 7539.5,-60 7539.5,-60 7539.5,-72 7539.5,-72 7539.5,-78 7533.5,-84 7527.5,-84"/>
<text text-anchor="middle" x="7504" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores09_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters09_l1d_cache_cpu_side -->
<g id="edge66" class="edge">
<title>board_processor_cores09_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters09_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M8985.28,-895.96C8996.86,-880.15 9016.5,-857.66 9040,-848 9054.1,-842.21 13418.9,-850.45 13430,-840 13449.38,-821.77 13445,-627.61 13445,-601 13445,-601 13445,-601 13445,-325 13445,-290.39 13455.54,-193.35 13430,-170 13369.74,-114.92 7625.04,-166.48 7552,-130 7536.51,-122.26 7524.64,-106.89 7516.58,-93.27"/>
<polygon fill="black" stroke="black" points="7519.5,-91.31 7511.62,-84.23 7513.37,-94.68 7519.5,-91.31"/>
</g>
<!-- board_processor_cores09_core_mmu_itb_walker_port -->
<g id="node67" class="node">
<title>board_processor_cores09_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9175,-932C9175,-932 9145,-932 9145,-932 9139,-932 9133,-926 9133,-920 9133,-920 9133,-908 9133,-908 9133,-902 9139,-896 9145,-896 9145,-896 9175,-896 9175,-896 9181,-896 9187,-902 9187,-908 9187,-908 9187,-920 9187,-920 9187,-926 9181,-932 9175,-932"/>
<text text-anchor="middle" x="9160" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters09_iptw_cache_cpu_side -->
<g id="node237" class="node">
<title>board_cache_hierarchy_clusters09_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M7721.5,-84C7721.5,-84 7674.5,-84 7674.5,-84 7668.5,-84 7662.5,-78 7662.5,-72 7662.5,-72 7662.5,-60 7662.5,-60 7662.5,-54 7668.5,-48 7674.5,-48 7674.5,-48 7721.5,-48 7721.5,-48 7727.5,-48 7733.5,-54 7733.5,-60 7733.5,-60 7733.5,-72 7733.5,-72 7733.5,-78 7727.5,-84 7721.5,-84"/>
<text text-anchor="middle" x="7698" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores09_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters09_iptw_cache_cpu_side -->
<g id="edge67" class="edge">
<title>board_processor_cores09_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters09_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9168.87,-895.75C9178.04,-880.02 9193.96,-857.78 9215,-848 9228.33,-841.8 13439.29,-850.08 13450,-840 13469.38,-821.77 13465,-627.61 13465,-601 13465,-601 13465,-601 13465,-325 13465,-290.39 13475.54,-193.35 13450,-170 13391.53,-116.54 7816.87,-165.41 7746,-130 7730.51,-122.26 7718.64,-106.89 7710.58,-93.27"/>
<polygon fill="black" stroke="black" points="7713.5,-91.31 7705.62,-84.23 7707.37,-94.68 7713.5,-91.31"/>
</g>
<!-- board_processor_cores09_core_mmu_dtb_walker_port -->
<g id="node68" class="node">
<title>board_processor_cores09_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9350,-932C9350,-932 9320,-932 9320,-932 9314,-932 9308,-926 9308,-920 9308,-920 9308,-908 9308,-908 9308,-902 9314,-896 9320,-896 9320,-896 9350,-896 9350,-896 9356,-896 9362,-902 9362,-908 9362,-908 9362,-920 9362,-920 9362,-926 9356,-932 9350,-932"/>
<text text-anchor="middle" x="9335" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters09_dptw_cache_cpu_side -->
<g id="node239" class="node">
<title>board_cache_hierarchy_clusters09_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M7915.5,-84C7915.5,-84 7868.5,-84 7868.5,-84 7862.5,-84 7856.5,-78 7856.5,-72 7856.5,-72 7856.5,-60 7856.5,-60 7856.5,-54 7862.5,-48 7868.5,-48 7868.5,-48 7915.5,-48 7915.5,-48 7921.5,-48 7927.5,-54 7927.5,-60 7927.5,-60 7927.5,-72 7927.5,-72 7927.5,-78 7921.5,-84 7915.5,-84"/>
<text text-anchor="middle" x="7892" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores09_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters09_dptw_cache_cpu_side -->
<g id="edge68" class="edge">
<title>board_processor_cores09_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters09_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9351.06,-895.86C9367.22,-879.97 9393.74,-857.42 9422,-848 9435.33,-843.55 13459.76,-849.63 13470,-840 13508.75,-803.53 13485,-654.22 13485,-601 13485,-601 13485,-601 13485,-325 13485,-255.79 13521.07,-216.71 13470,-170 13413.48,-118.31 8026.76,-159.29 7956,-130 7937.21,-122.23 7920.96,-106.02 7909.53,-92"/>
<polygon fill="black" stroke="black" points="7912.28,-89.82 7903.38,-84.07 7906.75,-94.12 7912.28,-89.82"/>
</g>
<!-- board_processor_cores09_core_interrupts_int_requestor -->
<g id="node69" class="node">
<title>board_processor_cores09_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8793.5,-932C8793.5,-932 8722.5,-932 8722.5,-932 8716.5,-932 8710.5,-926 8710.5,-920 8710.5,-920 8710.5,-908 8710.5,-908 8710.5,-902 8716.5,-896 8722.5,-896 8722.5,-896 8793.5,-896 8793.5,-896 8799.5,-896 8805.5,-902 8805.5,-908 8805.5,-908 8805.5,-920 8805.5,-920 8805.5,-926 8799.5,-932 8793.5,-932"/>
<text text-anchor="middle" x="8758" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores09_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge69" class="edge">
<title>board_processor_cores09_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M8748.56,-895.74C8739.04,-880.24 8722.79,-858.37 8702,-848 8546.94,-770.63 7296.28,-738.87 6996.44,-732.32"/>
<polygon fill="black" stroke="black" points="6996.25,-728.82 6986.17,-732.1 6996.1,-735.82 6996.25,-728.82"/>
</g>
<!-- board_processor_cores09_core_interrupts_int_responder -->
<g id="node70" class="node">
<title>board_processor_cores09_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8680.5,-932C8680.5,-932 8605.5,-932 8605.5,-932 8599.5,-932 8593.5,-926 8593.5,-920 8593.5,-920 8593.5,-908 8593.5,-908 8593.5,-902 8599.5,-896 8605.5,-896 8605.5,-896 8680.5,-896 8680.5,-896 8686.5,-896 8692.5,-902 8692.5,-908 8692.5,-908 8692.5,-920 8692.5,-920 8692.5,-926 8686.5,-932 8680.5,-932"/>
<text text-anchor="middle" x="8643" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores09_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge70" class="edge">
<title>board_processor_cores09_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M8627.35,-887.13C8617.03,-872.7 8602.1,-856.07 8584,-848 8562.24,-838.3 6889.8,-851.6 6869,-840 6833.55,-820.22 6814.14,-773.47 6805.87,-748.1"/>
<polygon fill="black" stroke="black" points="8624.66,-889.4 8633.16,-895.73 8630.46,-885.48 8624.66,-889.4"/>
</g>
<!-- board_processor_cores09_core_interrupts_pio -->
<g id="node71" class="node">
<title>board_processor_cores09_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8563,-932C8563,-932 8533,-932 8533,-932 8527,-932 8521,-926 8521,-920 8521,-920 8521,-908 8521,-908 8521,-902 8527,-896 8533,-896 8533,-896 8563,-896 8563,-896 8569,-896 8575,-902 8575,-908 8575,-908 8575,-920 8575,-920 8575,-926 8569,-932 8563,-932"/>
<text text-anchor="middle" x="8548" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores09_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge71" class="edge">
<title>board_processor_cores09_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M8524.52,-888.84C8508.27,-873.93 8485.27,-856.13 8461,-848 8440.03,-840.97 6888.31,-850.78 6869,-840 6833.55,-820.22 6814.14,-773.47 6805.88,-748.1"/>
<polygon fill="black" stroke="black" points="8522.27,-891.53 8531.93,-895.88 8527.09,-886.45 8522.27,-891.53"/>
</g>
<!-- board_processor_cores10_core_icache_port -->
<g id="node72" class="node">
<title>board_processor_cores10_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9811,-932C9811,-932 9749,-932 9749,-932 9743,-932 9737,-926 9737,-920 9737,-920 9737,-908 9737,-908 9737,-902 9743,-896 9749,-896 9749,-896 9811,-896 9811,-896 9817,-896 9823,-902 9823,-908 9823,-908 9823,-920 9823,-920 9823,-926 9817,-932 9811,-932"/>
<text text-anchor="middle" x="9780" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters10_l1i_cache_cpu_side -->
<g id="node241" class="node">
<title>board_cache_hierarchy_clusters10_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8125.5,-84C8125.5,-84 8078.5,-84 8078.5,-84 8072.5,-84 8066.5,-78 8066.5,-72 8066.5,-72 8066.5,-60 8066.5,-60 8066.5,-54 8072.5,-48 8078.5,-48 8078.5,-48 8125.5,-48 8125.5,-48 8131.5,-48 8137.5,-54 8137.5,-60 8137.5,-60 8137.5,-72 8137.5,-72 8137.5,-78 8131.5,-84 8125.5,-84"/>
<text text-anchor="middle" x="8102" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores10_core_icache_port&#45;&gt;board_cache_hierarchy_clusters10_l1i_cache_cpu_side -->
<g id="edge72" class="edge">
<title>board_processor_cores10_core_icache_port&#45;&gt;board_cache_hierarchy_clusters10_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9788.39,-895.77C9797.1,-880.05 9812.36,-857.83 9833,-848 9855.9,-837.09 13467.38,-857.23 13486,-840 13505.55,-821.9 13505,-627.64 13505,-601 13505,-601 13505,-601 13505,-325 13505,-290.35 13513.72,-193.22 13488,-170 13377.95,-70.62 8282.63,-196.31 8150,-130 8134.51,-122.26 8122.64,-106.88 8114.59,-93.26"/>
<polygon fill="black" stroke="black" points="8117.5,-91.31 8109.62,-84.23 8111.37,-94.68 8117.5,-91.31"/>
</g>
<!-- board_processor_cores10_core_dcache_port -->
<g id="node73" class="node">
<title>board_processor_cores10_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9920.5,-932C9920.5,-932 9853.5,-932 9853.5,-932 9847.5,-932 9841.5,-926 9841.5,-920 9841.5,-920 9841.5,-908 9841.5,-908 9841.5,-902 9847.5,-896 9853.5,-896 9853.5,-896 9920.5,-896 9920.5,-896 9926.5,-896 9932.5,-902 9932.5,-908 9932.5,-908 9932.5,-920 9932.5,-920 9932.5,-926 9926.5,-932 9920.5,-932"/>
<text text-anchor="middle" x="9887" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters10_l1d_cache_cpu_side -->
<g id="node243" class="node">
<title>board_cache_hierarchy_clusters10_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8319.5,-84C8319.5,-84 8272.5,-84 8272.5,-84 8266.5,-84 8260.5,-78 8260.5,-72 8260.5,-72 8260.5,-60 8260.5,-60 8260.5,-54 8266.5,-48 8272.5,-48 8272.5,-48 8319.5,-48 8319.5,-48 8325.5,-48 8331.5,-54 8331.5,-60 8331.5,-60 8331.5,-72 8331.5,-72 8331.5,-78 8325.5,-84 8319.5,-84"/>
<text text-anchor="middle" x="8296" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores10_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters10_l1d_cache_cpu_side -->
<g id="edge73" class="edge">
<title>board_processor_cores10_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters10_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M9898.28,-895.96C9909.87,-880.16 9929.5,-857.66 9953,-848 9975.85,-838.61 13492.01,-856.93 13510,-840 13529.37,-821.76 13525,-627.61 13525,-601 13525,-601 13525,-601 13525,-325 13525,-290.39 13535.53,-193.36 13510,-170 13404.13,-73.13 8472.35,-194.19 8344,-130 8328.51,-122.25 8316.65,-106.88 8308.59,-93.26"/>
<polygon fill="black" stroke="black" points="8311.5,-91.3 8303.62,-84.23 8305.37,-94.68 8311.5,-91.3"/>
</g>
<!-- board_processor_cores10_core_mmu_itb_walker_port -->
<g id="node74" class="node">
<title>board_processor_cores10_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10088,-932C10088,-932 10058,-932 10058,-932 10052,-932 10046,-926 10046,-920 10046,-920 10046,-908 10046,-908 10046,-902 10052,-896 10058,-896 10058,-896 10088,-896 10088,-896 10094,-896 10100,-902 10100,-908 10100,-908 10100,-920 10100,-920 10100,-926 10094,-932 10088,-932"/>
<text text-anchor="middle" x="10073" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters10_iptw_cache_cpu_side -->
<g id="node249" class="node">
<title>board_cache_hierarchy_clusters10_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8513.5,-84C8513.5,-84 8466.5,-84 8466.5,-84 8460.5,-84 8454.5,-78 8454.5,-72 8454.5,-72 8454.5,-60 8454.5,-60 8454.5,-54 8460.5,-48 8466.5,-48 8466.5,-48 8513.5,-48 8513.5,-48 8519.5,-48 8525.5,-54 8525.5,-60 8525.5,-60 8525.5,-72 8525.5,-72 8525.5,-78 8519.5,-84 8513.5,-84"/>
<text text-anchor="middle" x="8490" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores10_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters10_iptw_cache_cpu_side -->
<g id="edge74" class="edge">
<title>board_processor_cores10_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters10_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10081.87,-895.75C10091.04,-880.02 10106.96,-857.79 10128,-848 10149.42,-838.03 13512.8,-856.19 13530,-840 13549.37,-821.76 13545,-627.61 13545,-601 13545,-601 13545,-601 13545,-325 13545,-290.39 13555.53,-193.36 13530,-170 13427.7,-76.38 8662.02,-192.04 8538,-130 8522.51,-122.25 8510.65,-106.88 8502.59,-93.26"/>
<polygon fill="black" stroke="black" points="8505.5,-91.3 8497.62,-84.23 8499.37,-94.68 8505.5,-91.3"/>
</g>
<!-- board_processor_cores10_core_mmu_dtb_walker_port -->
<g id="node75" class="node">
<title>board_processor_cores10_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10263,-932C10263,-932 10233,-932 10233,-932 10227,-932 10221,-926 10221,-920 10221,-920 10221,-908 10221,-908 10221,-902 10227,-896 10233,-896 10233,-896 10263,-896 10263,-896 10269,-896 10275,-902 10275,-908 10275,-908 10275,-920 10275,-920 10275,-926 10269,-932 10263,-932"/>
<text text-anchor="middle" x="10248" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters10_dptw_cache_cpu_side -->
<g id="node251" class="node">
<title>board_cache_hierarchy_clusters10_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8707.5,-84C8707.5,-84 8660.5,-84 8660.5,-84 8654.5,-84 8648.5,-78 8648.5,-72 8648.5,-72 8648.5,-60 8648.5,-60 8648.5,-54 8654.5,-48 8660.5,-48 8660.5,-48 8707.5,-48 8707.5,-48 8713.5,-48 8719.5,-54 8719.5,-60 8719.5,-60 8719.5,-72 8719.5,-72 8719.5,-78 8713.5,-84 8707.5,-84"/>
<text text-anchor="middle" x="8684" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores10_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters10_dptw_cache_cpu_side -->
<g id="edge75" class="edge">
<title>board_processor_cores10_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters10_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10264.06,-895.86C10280.22,-879.98 10306.74,-857.43 10335,-848 10356.18,-840.93 13533.74,-855.3 13550,-840 13588.74,-803.52 13565,-654.22 13565,-601 13565,-601 13565,-601 13565,-325 13565,-255.79 13601.05,-216.74 13550,-170 13451.61,-79.92 8871.23,-181.08 8748,-130 8729.22,-122.22 8712.96,-106.01 8701.54,-91.99"/>
<polygon fill="black" stroke="black" points="8704.28,-89.82 8695.38,-84.07 8698.75,-94.11 8704.28,-89.82"/>
</g>
<!-- board_processor_cores10_core_interrupts_int_requestor -->
<g id="node76" class="node">
<title>board_processor_cores10_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9706.5,-932C9706.5,-932 9635.5,-932 9635.5,-932 9629.5,-932 9623.5,-926 9623.5,-920 9623.5,-920 9623.5,-908 9623.5,-908 9623.5,-902 9629.5,-896 9635.5,-896 9635.5,-896 9706.5,-896 9706.5,-896 9712.5,-896 9718.5,-902 9718.5,-908 9718.5,-908 9718.5,-920 9718.5,-920 9718.5,-926 9712.5,-932 9706.5,-932"/>
<text text-anchor="middle" x="9671" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores10_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge76" class="edge">
<title>board_processor_cores10_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M9661.79,-895.93C9652.34,-880.34 9636.04,-858.21 9615,-848 9372.59,-730.42 7380.66,-729.78 6996.12,-730.77"/>
<polygon fill="black" stroke="black" points="6995.99,-727.27 6986,-730.8 6996.01,-734.27 6995.99,-727.27"/>
</g>
<!-- board_processor_cores10_core_interrupts_int_responder -->
<g id="node77" class="node">
<title>board_processor_cores10_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9593.5,-932C9593.5,-932 9518.5,-932 9518.5,-932 9512.5,-932 9506.5,-926 9506.5,-920 9506.5,-920 9506.5,-908 9506.5,-908 9506.5,-902 9512.5,-896 9518.5,-896 9518.5,-896 9593.5,-896 9593.5,-896 9599.5,-896 9605.5,-902 9605.5,-908 9605.5,-908 9605.5,-920 9605.5,-920 9605.5,-926 9599.5,-932 9593.5,-932"/>
<text text-anchor="middle" x="9556" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores10_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge77" class="edge">
<title>board_processor_cores10_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M9540.35,-887.12C9530.04,-872.69 9515.11,-856.05 9497,-848 9463.65,-833.17 6900.89,-857.76 6869,-840 6833.53,-820.25 6814.13,-773.49 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="9537.66,-889.39 9546.16,-895.72 9543.46,-885.47 9537.66,-889.39"/>
</g>
<!-- board_processor_cores10_core_interrupts_pio -->
<g id="node78" class="node">
<title>board_processor_cores10_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9476,-932C9476,-932 9446,-932 9446,-932 9440,-932 9434,-926 9434,-920 9434,-920 9434,-908 9434,-908 9434,-902 9440,-896 9446,-896 9446,-896 9476,-896 9476,-896 9482,-896 9488,-902 9488,-908 9488,-908 9488,-920 9488,-920 9488,-926 9482,-932 9476,-932"/>
<text text-anchor="middle" x="9461" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores10_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge78" class="edge">
<title>board_processor_cores10_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M9437.53,-888.83C9421.28,-873.9 9398.28,-856.11 9374,-848 9341,-836.98 6899.4,-856.93 6869,-840 6833.53,-820.25 6814.13,-773.49 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="9435.27,-891.52 9444.93,-895.87 9440.1,-886.44 9435.27,-891.52"/>
</g>
<!-- board_processor_cores11_core_icache_port -->
<g id="node79" class="node">
<title>board_processor_cores11_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10724,-932C10724,-932 10662,-932 10662,-932 10656,-932 10650,-926 10650,-920 10650,-920 10650,-908 10650,-908 10650,-902 10656,-896 10662,-896 10662,-896 10724,-896 10724,-896 10730,-896 10736,-902 10736,-908 10736,-908 10736,-920 10736,-920 10736,-926 10730,-932 10724,-932"/>
<text text-anchor="middle" x="10693" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters11_l1i_cache_cpu_side -->
<g id="node253" class="node">
<title>board_cache_hierarchy_clusters11_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8917.5,-84C8917.5,-84 8870.5,-84 8870.5,-84 8864.5,-84 8858.5,-78 8858.5,-72 8858.5,-72 8858.5,-60 8858.5,-60 8858.5,-54 8864.5,-48 8870.5,-48 8870.5,-48 8917.5,-48 8917.5,-48 8923.5,-48 8929.5,-54 8929.5,-60 8929.5,-60 8929.5,-72 8929.5,-72 8929.5,-78 8923.5,-84 8917.5,-84"/>
<text text-anchor="middle" x="8894" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores11_core_icache_port&#45;&gt;board_cache_hierarchy_clusters11_l1i_cache_cpu_side -->
<g id="edge79" class="edge">
<title>board_processor_cores11_core_icache_port&#45;&gt;board_cache_hierarchy_clusters11_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10701.39,-895.77C10710.11,-880.05 10725.36,-857.84 10746,-848 10763.68,-839.57 13551.63,-853.31 13566,-840 13585.54,-821.9 13585,-627.64 13585,-601 13585,-601 13585,-601 13585,-325 13585,-290.35 13593.7,-193.24 13568,-170 13472.68,-83.82 9056.91,-187.53 8942,-130 8926.52,-122.25 8914.65,-106.88 8906.59,-93.26"/>
<polygon fill="black" stroke="black" points="8909.51,-91.3 8901.62,-84.23 8903.37,-94.67 8909.51,-91.3"/>
</g>
<!-- board_processor_cores11_core_dcache_port -->
<g id="node80" class="node">
<title>board_processor_cores11_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10833.5,-932C10833.5,-932 10766.5,-932 10766.5,-932 10760.5,-932 10754.5,-926 10754.5,-920 10754.5,-920 10754.5,-908 10754.5,-908 10754.5,-902 10760.5,-896 10766.5,-896 10766.5,-896 10833.5,-896 10833.5,-896 10839.5,-896 10845.5,-902 10845.5,-908 10845.5,-908 10845.5,-920 10845.5,-920 10845.5,-926 10839.5,-932 10833.5,-932"/>
<text text-anchor="middle" x="10800" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters11_l1d_cache_cpu_side -->
<g id="node255" class="node">
<title>board_cache_hierarchy_clusters11_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M9111.5,-84C9111.5,-84 9064.5,-84 9064.5,-84 9058.5,-84 9052.5,-78 9052.5,-72 9052.5,-72 9052.5,-60 9052.5,-60 9052.5,-54 9058.5,-48 9064.5,-48 9064.5,-48 9111.5,-48 9111.5,-48 9117.5,-48 9123.5,-54 9123.5,-60 9123.5,-60 9123.5,-72 9123.5,-72 9123.5,-78 9117.5,-84 9111.5,-84"/>
<text text-anchor="middle" x="9088" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores11_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters11_l1d_cache_cpu_side -->
<g id="edge80" class="edge">
<title>board_processor_cores11_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters11_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10811.28,-895.97C10822.87,-880.16 10842.5,-857.67 10866,-848 10883.49,-840.8 13576.23,-852.97 13590,-840 13609.37,-821.76 13605,-627.61 13605,-601 13605,-601 13605,-601 13605,-325 13605,-290.39 13615.52,-193.38 13590,-170 13498.77,-86.42 9246.63,-185.41 9136,-130 9120.52,-122.24 9108.65,-106.87 9100.59,-93.26"/>
<polygon fill="black" stroke="black" points="9103.51,-91.3 9095.62,-84.22 9097.37,-94.67 9103.51,-91.3"/>
</g>
<!-- board_processor_cores11_core_mmu_itb_walker_port -->
<g id="node81" class="node">
<title>board_processor_cores11_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11001,-932C11001,-932 10971,-932 10971,-932 10965,-932 10959,-926 10959,-920 10959,-920 10959,-908 10959,-908 10959,-902 10965,-896 10971,-896 10971,-896 11001,-896 11001,-896 11007,-896 11013,-902 11013,-908 11013,-908 11013,-920 11013,-920 11013,-926 11007,-932 11001,-932"/>
<text text-anchor="middle" x="10986" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters11_iptw_cache_cpu_side -->
<g id="node261" class="node">
<title>board_cache_hierarchy_clusters11_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M9305.5,-84C9305.5,-84 9258.5,-84 9258.5,-84 9252.5,-84 9246.5,-78 9246.5,-72 9246.5,-72 9246.5,-60 9246.5,-60 9246.5,-54 9252.5,-48 9258.5,-48 9258.5,-48 9305.5,-48 9305.5,-48 9311.5,-48 9317.5,-54 9317.5,-60 9317.5,-60 9317.5,-72 9317.5,-72 9317.5,-78 9311.5,-84 9305.5,-84"/>
<text text-anchor="middle" x="9282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores11_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters11_iptw_cache_cpu_side -->
<g id="edge81" class="edge">
<title>board_processor_cores11_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters11_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M10994.87,-895.75C11004.04,-880.03 11019.96,-857.8 11041,-848 11057.17,-840.47 13597.01,-852.23 13610,-840 13629.37,-821.75 13625,-627.61 13625,-601 13625,-601 13625,-601 13625,-325 13625,-290.39 13635.51,-193.38 13610,-170 13522.35,-89.67 9436.3,-183.27 9330,-130 9314.52,-122.24 9302.65,-106.87 9294.59,-93.25"/>
<polygon fill="black" stroke="black" points="9297.51,-91.3 9289.62,-84.22 9291.38,-94.67 9297.51,-91.3"/>
</g>
<!-- board_processor_cores11_core_mmu_dtb_walker_port -->
<g id="node82" class="node">
<title>board_processor_cores11_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11176,-932C11176,-932 11146,-932 11146,-932 11140,-932 11134,-926 11134,-920 11134,-920 11134,-908 11134,-908 11134,-902 11140,-896 11146,-896 11146,-896 11176,-896 11176,-896 11182,-896 11188,-902 11188,-908 11188,-908 11188,-920 11188,-920 11188,-926 11182,-932 11176,-932"/>
<text text-anchor="middle" x="11161" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters11_dptw_cache_cpu_side -->
<g id="node263" class="node">
<title>board_cache_hierarchy_clusters11_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M9499.5,-84C9499.5,-84 9452.5,-84 9452.5,-84 9446.5,-84 9440.5,-78 9440.5,-72 9440.5,-72 9440.5,-60 9440.5,-60 9440.5,-54 9446.5,-48 9452.5,-48 9452.5,-48 9499.5,-48 9499.5,-48 9505.5,-48 9511.5,-54 9511.5,-60 9511.5,-60 9511.5,-72 9511.5,-72 9511.5,-78 9505.5,-84 9499.5,-84"/>
<text text-anchor="middle" x="9476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores11_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters11_dptw_cache_cpu_side -->
<g id="edge82" class="edge">
<title>board_processor_cores11_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters11_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11177.07,-895.87C11193.23,-879.99 11219.75,-857.44 11248,-848 11263.69,-842.76 13617.96,-851.34 13630,-840 13668.73,-803.5 13645,-654.22 13645,-601 13645,-601 13645,-601 13645,-325 13645,-255.79 13681.01,-216.77 13630,-170 13546.26,-93.22 9644.93,-173.58 9540,-130 9521.22,-122.2 9504.97,-106 9493.54,-91.98"/>
<polygon fill="black" stroke="black" points="9496.28,-89.81 9487.39,-84.06 9490.76,-94.1 9496.28,-89.81"/>
</g>
<!-- board_processor_cores11_core_interrupts_int_requestor -->
<g id="node83" class="node">
<title>board_processor_cores11_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10619.5,-932C10619.5,-932 10548.5,-932 10548.5,-932 10542.5,-932 10536.5,-926 10536.5,-920 10536.5,-920 10536.5,-908 10536.5,-908 10536.5,-902 10542.5,-896 10548.5,-896 10548.5,-896 10619.5,-896 10619.5,-896 10625.5,-896 10631.5,-902 10631.5,-908 10631.5,-908 10631.5,-920 10631.5,-920 10631.5,-926 10625.5,-932 10619.5,-932"/>
<text text-anchor="middle" x="10584" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores11_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge83" class="edge">
<title>board_processor_cores11_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M10574.82,-895.88C10565.38,-880.25 10549.1,-858.09 10528,-848 10362.37,-768.79 7467.06,-736.38 6996.41,-731.63"/>
<polygon fill="black" stroke="black" points="6996.11,-728.12 6986.07,-731.52 6996.04,-735.12 6996.11,-728.12"/>
</g>
<!-- board_processor_cores11_core_interrupts_int_responder -->
<g id="node84" class="node">
<title>board_processor_cores11_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10506.5,-932C10506.5,-932 10431.5,-932 10431.5,-932 10425.5,-932 10419.5,-926 10419.5,-920 10419.5,-920 10419.5,-908 10419.5,-908 10419.5,-902 10425.5,-896 10431.5,-896 10431.5,-896 10506.5,-896 10506.5,-896 10512.5,-896 10518.5,-902 10518.5,-908 10518.5,-908 10518.5,-920 10518.5,-920 10518.5,-926 10512.5,-932 10506.5,-932"/>
<text text-anchor="middle" x="10469" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores11_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge84" class="edge">
<title>board_processor_cores11_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M10453.35,-887.11C10443.04,-872.68 10428.11,-856.04 10410,-848 10387.53,-838.02 6890.49,-851.95 6869,-840 6833.53,-820.27 6814.12,-773.5 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="10450.67,-889.39 10459.16,-895.71 10456.47,-885.47 10450.67,-889.39"/>
</g>
<!-- board_processor_cores11_core_interrupts_pio -->
<g id="node85" class="node">
<title>board_processor_cores11_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M10389,-932C10389,-932 10359,-932 10359,-932 10353,-932 10347,-926 10347,-920 10347,-920 10347,-908 10347,-908 10347,-902 10353,-896 10359,-896 10359,-896 10389,-896 10389,-896 10395,-896 10401,-902 10401,-908 10401,-908 10401,-920 10401,-920 10401,-926 10395,-932 10389,-932"/>
<text text-anchor="middle" x="10374" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores11_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge85" class="edge">
<title>board_processor_cores11_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M10350.53,-888.82C10334.28,-873.89 10311.28,-856.1 10287,-848 10264.48,-840.49 6889.74,-851.54 6869,-840 6833.53,-820.27 6814.12,-773.5 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="10348.28,-891.51 10357.94,-895.86 10353.1,-886.43 10348.28,-891.51"/>
</g>
<!-- board_processor_cores12_core_icache_port -->
<g id="node86" class="node">
<title>board_processor_cores12_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M11637,-932C11637,-932 11575,-932 11575,-932 11569,-932 11563,-926 11563,-920 11563,-920 11563,-908 11563,-908 11563,-902 11569,-896 11575,-896 11575,-896 11637,-896 11637,-896 11643,-896 11649,-902 11649,-908 11649,-908 11649,-920 11649,-920 11649,-926 11643,-932 11637,-932"/>
<text text-anchor="middle" x="11606" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters12_l1i_cache_cpu_side -->
<g id="node265" class="node">
<title>board_cache_hierarchy_clusters12_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M9709.5,-84C9709.5,-84 9662.5,-84 9662.5,-84 9656.5,-84 9650.5,-78 9650.5,-72 9650.5,-72 9650.5,-60 9650.5,-60 9650.5,-54 9656.5,-48 9662.5,-48 9662.5,-48 9709.5,-48 9709.5,-48 9715.5,-48 9721.5,-54 9721.5,-60 9721.5,-60 9721.5,-72 9721.5,-72 9721.5,-78 9715.5,-84 9709.5,-84"/>
<text text-anchor="middle" x="9686" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores12_core_icache_port&#45;&gt;board_cache_hierarchy_clusters12_l1i_cache_cpu_side -->
<g id="edge86" class="edge">
<title>board_processor_cores12_core_icache_port&#45;&gt;board_cache_hierarchy_clusters12_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11614.39,-895.77C11623.11,-880.06 11638.37,-857.85 11659,-848 11683.91,-836.11 13625.76,-858.77 13646,-840 13665.53,-821.89 13665,-627.64 13665,-601 13665,-601 13665,-601 13665,-325 13665,-290.35 13673.68,-193.26 13648,-170 13567.41,-97.02 9831.18,-178.75 9734,-130 9718.52,-122.24 9706.66,-106.86 9698.59,-93.25"/>
<polygon fill="black" stroke="black" points="9701.51,-91.29 9693.62,-84.22 9695.38,-94.67 9701.51,-91.29"/>
</g>
<!-- board_processor_cores12_core_dcache_port -->
<g id="node87" class="node">
<title>board_processor_cores12_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M11746.5,-932C11746.5,-932 11679.5,-932 11679.5,-932 11673.5,-932 11667.5,-926 11667.5,-920 11667.5,-920 11667.5,-908 11667.5,-908 11667.5,-902 11673.5,-896 11679.5,-896 11679.5,-896 11746.5,-896 11746.5,-896 11752.5,-896 11758.5,-902 11758.5,-908 11758.5,-908 11758.5,-920 11758.5,-920 11758.5,-926 11752.5,-932 11746.5,-932"/>
<text text-anchor="middle" x="11713" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters12_l1d_cache_cpu_side -->
<g id="node267" class="node">
<title>board_cache_hierarchy_clusters12_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M9903.5,-84C9903.5,-84 9856.5,-84 9856.5,-84 9850.5,-84 9844.5,-78 9844.5,-72 9844.5,-72 9844.5,-60 9844.5,-60 9844.5,-54 9850.5,-48 9856.5,-48 9856.5,-48 9903.5,-48 9903.5,-48 9909.5,-48 9915.5,-54 9915.5,-60 9915.5,-60 9915.5,-72 9915.5,-72 9915.5,-78 9909.5,-84 9903.5,-84"/>
<text text-anchor="middle" x="9880" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores12_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters12_l1d_cache_cpu_side -->
<g id="edge87" class="edge">
<title>board_processor_cores12_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters12_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11724.28,-895.97C11735.87,-880.17 11755.51,-857.68 11779,-848 11803.28,-837.99 13650.89,-858.02 13670,-840 13689.36,-821.74 13685,-627.61 13685,-601 13685,-601 13685,-601 13685,-325 13685,-290.39 13695.5,-193.4 13670,-170 13593.41,-99.72 10020.9,-176.63 9928,-130 9912.52,-122.23 9900.66,-106.86 9892.6,-93.25"/>
<polygon fill="black" stroke="black" points="9895.51,-91.29 9887.62,-84.22 9889.38,-94.66 9895.51,-91.29"/>
</g>
<!-- board_processor_cores12_core_mmu_itb_walker_port -->
<g id="node88" class="node">
<title>board_processor_cores12_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11914,-932C11914,-932 11884,-932 11884,-932 11878,-932 11872,-926 11872,-920 11872,-920 11872,-908 11872,-908 11872,-902 11878,-896 11884,-896 11884,-896 11914,-896 11914,-896 11920,-896 11926,-902 11926,-908 11926,-908 11926,-920 11926,-920 11926,-926 11920,-932 11914,-932"/>
<text text-anchor="middle" x="11899" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters12_iptw_cache_cpu_side -->
<g id="node273" class="node">
<title>board_cache_hierarchy_clusters12_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M10097.5,-84C10097.5,-84 10050.5,-84 10050.5,-84 10044.5,-84 10038.5,-78 10038.5,-72 10038.5,-72 10038.5,-60 10038.5,-60 10038.5,-54 10044.5,-48 10050.5,-48 10050.5,-48 10097.5,-48 10097.5,-48 10103.5,-48 10109.5,-54 10109.5,-60 10109.5,-60 10109.5,-72 10109.5,-72 10109.5,-78 10103.5,-84 10097.5,-84"/>
<text text-anchor="middle" x="10074" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores12_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters12_iptw_cache_cpu_side -->
<g id="edge88" class="edge">
<title>board_processor_cores12_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters12_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M11907.88,-895.76C11917.05,-880.04 11932.97,-857.81 11954,-848 11975.85,-837.8 13672.46,-856.55 13690,-840 13709.35,-821.74 13705,-627.61 13705,-601 13705,-601 13705,-601 13705,-325 13705,-290.39 13715.49,-193.4 13690,-170 13616.99,-102.96 10210.57,-174.49 10122,-130 10106.53,-122.23 10094.66,-106.86 10086.6,-93.24"/>
<polygon fill="black" stroke="black" points="10089.51,-91.29 10081.63,-84.21 10083.38,-94.66 10089.51,-91.29"/>
</g>
<!-- board_processor_cores12_core_mmu_dtb_walker_port -->
<g id="node89" class="node">
<title>board_processor_cores12_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12089,-932C12089,-932 12059,-932 12059,-932 12053,-932 12047,-926 12047,-920 12047,-920 12047,-908 12047,-908 12047,-902 12053,-896 12059,-896 12059,-896 12089,-896 12089,-896 12095,-896 12101,-902 12101,-908 12101,-908 12101,-920 12101,-920 12101,-926 12095,-932 12089,-932"/>
<text text-anchor="middle" x="12074" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters12_dptw_cache_cpu_side -->
<g id="node275" class="node">
<title>board_cache_hierarchy_clusters12_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M10291.5,-84C10291.5,-84 10244.5,-84 10244.5,-84 10238.5,-84 10232.5,-78 10232.5,-72 10232.5,-72 10232.5,-60 10232.5,-60 10232.5,-54 10238.5,-48 10244.5,-48 10244.5,-48 10291.5,-48 10291.5,-48 10297.5,-48 10303.5,-54 10303.5,-60 10303.5,-60 10303.5,-72 10303.5,-72 10303.5,-78 10297.5,-84 10291.5,-84"/>
<text text-anchor="middle" x="10268" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores12_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters12_dptw_cache_cpu_side -->
<g id="edge89" class="edge">
<title>board_processor_cores12_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters12_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12090.07,-895.88C12106.23,-880.01 12132.75,-857.47 12161,-848 12181.4,-841.16 13694.36,-854.77 13710,-840 13748.7,-803.47 13725,-654.22 13725,-601 13725,-601 13725,-601 13725,-325 13725,-255.79 13760.97,-216.83 13710,-170 13640.9,-106.51 10418.63,-166.08 10332,-130 10313.23,-122.18 10296.98,-105.98 10285.55,-91.97"/>
<polygon fill="black" stroke="black" points="10288.29,-89.79 10279.39,-84.05 10282.76,-94.09 10288.29,-89.79"/>
</g>
<!-- board_processor_cores12_core_interrupts_int_requestor -->
<g id="node90" class="node">
<title>board_processor_cores12_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M11532.5,-932C11532.5,-932 11461.5,-932 11461.5,-932 11455.5,-932 11449.5,-926 11449.5,-920 11449.5,-920 11449.5,-908 11449.5,-908 11449.5,-902 11455.5,-896 11461.5,-896 11461.5,-896 11532.5,-896 11532.5,-896 11538.5,-896 11544.5,-902 11544.5,-908 11544.5,-908 11544.5,-920 11544.5,-920 11544.5,-926 11538.5,-932 11532.5,-932"/>
<text text-anchor="middle" x="11497" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores12_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge90" class="edge">
<title>board_processor_cores12_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M11487.83,-895.85C11478.41,-880.2 11462.13,-858.02 11441,-848 11231.01,-748.42 7532.14,-732.91 6996.46,-731.19"/>
<polygon fill="black" stroke="black" points="6996.23,-727.69 6986.21,-731.15 6996.2,-734.69 6996.23,-727.69"/>
</g>
<!-- board_processor_cores12_core_interrupts_int_responder -->
<g id="node91" class="node">
<title>board_processor_cores12_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M11419.5,-932C11419.5,-932 11344.5,-932 11344.5,-932 11338.5,-932 11332.5,-926 11332.5,-920 11332.5,-920 11332.5,-908 11332.5,-908 11332.5,-902 11338.5,-896 11344.5,-896 11344.5,-896 11419.5,-896 11419.5,-896 11425.5,-896 11431.5,-902 11431.5,-908 11431.5,-908 11431.5,-920 11431.5,-920 11431.5,-926 11425.5,-932 11419.5,-932"/>
<text text-anchor="middle" x="11382" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores12_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge91" class="edge">
<title>board_processor_cores12_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M11366.36,-887.11C11356.04,-872.68 11341.11,-856.04 11323,-848 11294.73,-835.45 6896.03,-855.03 6869,-840 6833.52,-820.28 6814.12,-773.5 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="11363.67,-889.38 11372.17,-895.71 11369.47,-885.47 11363.67,-889.38"/>
</g>
<!-- board_processor_cores12_core_interrupts_pio -->
<g id="node92" class="node">
<title>board_processor_cores12_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M11302,-932C11302,-932 11272,-932 11272,-932 11266,-932 11260,-926 11260,-920 11260,-920 11260,-908 11260,-908 11260,-902 11266,-896 11272,-896 11272,-896 11302,-896 11302,-896 11308,-896 11314,-902 11314,-908 11314,-908 11314,-920 11314,-920 11314,-926 11308,-932 11302,-932"/>
<text text-anchor="middle" x="11287" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores12_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge92" class="edge">
<title>board_processor_cores12_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M11263.53,-888.82C11247.29,-873.89 11224.29,-856.1 11200,-848 11171.47,-838.49 6895.29,-854.62 6869,-840 6833.52,-820.27 6814.12,-773.5 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="11261.28,-891.5 11270.94,-895.86 11266.1,-886.43 11261.28,-891.5"/>
</g>
<!-- board_processor_cores13_core_icache_port -->
<g id="node93" class="node">
<title>board_processor_cores13_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M12550,-932C12550,-932 12488,-932 12488,-932 12482,-932 12476,-926 12476,-920 12476,-920 12476,-908 12476,-908 12476,-902 12482,-896 12488,-896 12488,-896 12550,-896 12550,-896 12556,-896 12562,-902 12562,-908 12562,-908 12562,-920 12562,-920 12562,-926 12556,-932 12550,-932"/>
<text text-anchor="middle" x="12519" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters13_l1i_cache_cpu_side -->
<g id="node277" class="node">
<title>board_cache_hierarchy_clusters13_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M10501.5,-84C10501.5,-84 10454.5,-84 10454.5,-84 10448.5,-84 10442.5,-78 10442.5,-72 10442.5,-72 10442.5,-60 10442.5,-60 10442.5,-54 10448.5,-48 10454.5,-48 10454.5,-48 10501.5,-48 10501.5,-48 10507.5,-48 10513.5,-54 10513.5,-60 10513.5,-60 10513.5,-72 10513.5,-72 10513.5,-78 10507.5,-84 10501.5,-84"/>
<text text-anchor="middle" x="10478" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores13_core_icache_port&#45;&gt;board_cache_hierarchy_clusters13_l1i_cache_cpu_side -->
<g id="edge93" class="edge">
<title>board_processor_cores13_core_icache_port&#45;&gt;board_cache_hierarchy_clusters13_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12527.4,-895.79C12536.12,-880.09 12551.38,-857.88 12572,-848 12586.45,-841.07 13714.26,-850.92 13726,-840 13745.51,-821.86 13745,-627.64 13745,-601 13745,-601 13745,-601 13745,-325 13745,-290.35 13753.66,-193.29 13728,-170 13662.13,-110.22 10605.46,-169.98 10526,-130 10510.53,-122.22 10498.66,-106.85 10490.6,-93.23"/>
<polygon fill="black" stroke="black" points="10493.52,-91.28 10485.63,-84.21 10487.39,-94.66 10493.52,-91.28"/>
</g>
<!-- board_processor_cores13_core_dcache_port -->
<g id="node94" class="node">
<title>board_processor_cores13_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M12659.5,-932C12659.5,-932 12592.5,-932 12592.5,-932 12586.5,-932 12580.5,-926 12580.5,-920 12580.5,-920 12580.5,-908 12580.5,-908 12580.5,-902 12586.5,-896 12592.5,-896 12592.5,-896 12659.5,-896 12659.5,-896 12665.5,-896 12671.5,-902 12671.5,-908 12671.5,-908 12671.5,-920 12671.5,-920 12671.5,-926 12665.5,-932 12659.5,-932"/>
<text text-anchor="middle" x="12626" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters13_l1d_cache_cpu_side -->
<g id="node279" class="node">
<title>board_cache_hierarchy_clusters13_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M10695.5,-84C10695.5,-84 10648.5,-84 10648.5,-84 10642.5,-84 10636.5,-78 10636.5,-72 10636.5,-72 10636.5,-60 10636.5,-60 10636.5,-54 10642.5,-48 10648.5,-48 10648.5,-48 10695.5,-48 10695.5,-48 10701.5,-48 10707.5,-54 10707.5,-60 10707.5,-60 10707.5,-72 10707.5,-72 10707.5,-78 10701.5,-84 10695.5,-84"/>
<text text-anchor="middle" x="10672" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores13_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters13_l1d_cache_cpu_side -->
<g id="edge94" class="edge">
<title>board_processor_cores13_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters13_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12637.29,-895.99C12648.89,-880.2 12668.52,-857.72 12692,-848 12705.58,-842.38 13739.33,-850.1 13750,-840 13769.33,-821.71 13765,-627.61 13765,-601 13765,-601 13765,-601 13765,-325 13765,-290.39 13775.47,-193.43 13750,-170 13688.05,-113.01 10795.18,-167.86 10720,-130 10704.53,-122.21 10692.67,-106.84 10684.6,-93.23"/>
<polygon fill="black" stroke="black" points="10687.52,-91.27 10679.63,-84.21 10681.39,-94.65 10687.52,-91.27"/>
</g>
<!-- board_processor_cores13_core_mmu_itb_walker_port -->
<g id="node95" class="node">
<title>board_processor_cores13_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M12827,-932C12827,-932 12797,-932 12797,-932 12791,-932 12785,-926 12785,-920 12785,-920 12785,-908 12785,-908 12785,-902 12791,-896 12797,-896 12797,-896 12827,-896 12827,-896 12833,-896 12839,-902 12839,-908 12839,-908 12839,-920 12839,-920 12839,-926 12833,-932 12827,-932"/>
<text text-anchor="middle" x="12812" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters13_iptw_cache_cpu_side -->
<g id="node285" class="node">
<title>board_cache_hierarchy_clusters13_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M10889.5,-84C10889.5,-84 10842.5,-84 10842.5,-84 10836.5,-84 10830.5,-78 10830.5,-72 10830.5,-72 10830.5,-60 10830.5,-60 10830.5,-54 10836.5,-48 10842.5,-48 10842.5,-48 10889.5,-48 10889.5,-48 10895.5,-48 10901.5,-54 10901.5,-60 10901.5,-60 10901.5,-72 10901.5,-72 10901.5,-78 10895.5,-84 10889.5,-84"/>
<text text-anchor="middle" x="10866" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores13_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters13_iptw_cache_cpu_side -->
<g id="edge95" class="edge">
<title>board_processor_cores13_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters13_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M12820.89,-895.78C12830.06,-880.07 12845.99,-857.86 12867,-848 12889.71,-837.35 13751.79,-857.25 13770,-840 13789.31,-821.7 13785,-627.61 13785,-601 13785,-601 13785,-601 13785,-325 13785,-290.39 13795.46,-193.44 13770,-170 13711.63,-116.26 10984.85,-165.71 10914,-130 10898.54,-122.21 10886.67,-106.83 10878.61,-93.23"/>
<polygon fill="black" stroke="black" points="10881.52,-91.27 10873.63,-84.2 10875.39,-94.65 10881.52,-91.27"/>
</g>
<!-- board_processor_cores13_core_mmu_dtb_walker_port -->
<g id="node96" class="node">
<title>board_processor_cores13_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13002,-932C13002,-932 12972,-932 12972,-932 12966,-932 12960,-926 12960,-920 12960,-920 12960,-908 12960,-908 12960,-902 12966,-896 12972,-896 12972,-896 13002,-896 13002,-896 13008,-896 13014,-902 13014,-908 13014,-908 13014,-920 13014,-920 13014,-926 13008,-932 13002,-932"/>
<text text-anchor="middle" x="12987" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters13_dptw_cache_cpu_side -->
<g id="node287" class="node">
<title>board_cache_hierarchy_clusters13_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M11083.5,-84C11083.5,-84 11036.5,-84 11036.5,-84 11030.5,-84 11024.5,-78 11024.5,-72 11024.5,-72 11024.5,-60 11024.5,-60 11024.5,-54 11030.5,-48 11036.5,-48 11036.5,-48 11083.5,-48 11083.5,-48 11089.5,-48 11095.5,-54 11095.5,-60 11095.5,-60 11095.5,-72 11095.5,-72 11095.5,-78 11089.5,-84 11083.5,-84"/>
<text text-anchor="middle" x="11060" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores13_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters13_dptw_cache_cpu_side -->
<g id="edge96" class="edge">
<title>board_processor_cores13_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters13_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13003.08,-895.92C13019.26,-880.07 13045.78,-857.55 13074,-848 13092.84,-841.62 13775.58,-853.7 13790,-840 13828.59,-803.35 13805,-654.22 13805,-601 13805,-601 13805,-601 13805,-325 13805,-255.79 13840.89,-216.91 13790,-170 13735.54,-119.81 11192.32,-158.59 11124,-130 11105.24,-122.15 11088.99,-105.95 11077.55,-91.95"/>
<polygon fill="black" stroke="black" points="11080.3,-89.77 11071.4,-84.03 11074.78,-94.07 11080.3,-89.77"/>
</g>
<!-- board_processor_cores13_core_interrupts_int_requestor -->
<g id="node97" class="node">
<title>board_processor_cores13_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M12445.5,-932C12445.5,-932 12374.5,-932 12374.5,-932 12368.5,-932 12362.5,-926 12362.5,-920 12362.5,-920 12362.5,-908 12362.5,-908 12362.5,-902 12368.5,-896 12374.5,-896 12374.5,-896 12445.5,-896 12445.5,-896 12451.5,-896 12457.5,-902 12457.5,-908 12457.5,-908 12457.5,-920 12457.5,-920 12457.5,-926 12451.5,-932 12445.5,-932"/>
<text text-anchor="middle" x="12410" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores13_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge97" class="edge">
<title>board_processor_cores13_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M12400.84,-895.83C12391.42,-880.16 12375.15,-857.97 12354,-848 12099.48,-727.99 7590.98,-730.09 6996.51,-730.89"/>
<polygon fill="black" stroke="black" points="6996.4,-727.39 6986.41,-730.91 6996.41,-734.39 6996.4,-727.39"/>
</g>
<!-- board_processor_cores13_core_interrupts_int_responder -->
<g id="node98" class="node">
<title>board_processor_cores13_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M12332.5,-932C12332.5,-932 12257.5,-932 12257.5,-932 12251.5,-932 12245.5,-926 12245.5,-920 12245.5,-920 12245.5,-908 12245.5,-908 12245.5,-902 12251.5,-896 12257.5,-896 12257.5,-896 12332.5,-896 12332.5,-896 12338.5,-896 12344.5,-902 12344.5,-908 12344.5,-908 12344.5,-920 12344.5,-920 12344.5,-926 12338.5,-932 12332.5,-932"/>
<text text-anchor="middle" x="12295" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores13_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge98" class="edge">
<title>board_processor_cores13_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M12279.36,-887.11C12269.04,-872.68 12254.11,-856.04 12236,-848 12201.93,-832.88 6901.58,-858.11 6869,-840 6833.52,-820.28 6814.12,-773.51 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="12276.67,-889.38 12285.17,-895.71 12282.47,-885.46 12276.67,-889.38"/>
</g>
<!-- board_processor_cores13_core_interrupts_pio -->
<g id="node99" class="node">
<title>board_processor_cores13_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M12215,-932C12215,-932 12185,-932 12185,-932 12179,-932 12173,-926 12173,-920 12173,-920 12173,-908 12173,-908 12173,-902 12179,-896 12185,-896 12185,-896 12215,-896 12215,-896 12221,-896 12227,-902 12227,-908 12227,-908 12227,-920 12227,-920 12227,-926 12221,-932 12215,-932"/>
<text text-anchor="middle" x="12200" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores13_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge99" class="edge">
<title>board_processor_cores13_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M12176.53,-888.81C12160.29,-873.89 12137.29,-856.09 12113,-848 12078.45,-836.49 6900.83,-857.69 6869,-840 6833.52,-820.28 6814.12,-773.51 6805.87,-748.11"/>
<polygon fill="black" stroke="black" points="12174.28,-891.5 12183.94,-895.86 12179.1,-886.43 12174.28,-891.5"/>
</g>
<!-- board_processor_cores14_core_icache_port -->
<g id="node100" class="node">
<title>board_processor_cores14_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M13463,-932C13463,-932 13401,-932 13401,-932 13395,-932 13389,-926 13389,-920 13389,-920 13389,-908 13389,-908 13389,-902 13395,-896 13401,-896 13401,-896 13463,-896 13463,-896 13469,-896 13475,-902 13475,-908 13475,-908 13475,-920 13475,-920 13475,-926 13469,-932 13463,-932"/>
<text text-anchor="middle" x="13432" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters14_l1i_cache_cpu_side -->
<g id="node289" class="node">
<title>board_cache_hierarchy_clusters14_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M11293.5,-84C11293.5,-84 11246.5,-84 11246.5,-84 11240.5,-84 11234.5,-78 11234.5,-72 11234.5,-72 11234.5,-60 11234.5,-60 11234.5,-54 11240.5,-48 11246.5,-48 11246.5,-48 11293.5,-48 11293.5,-48 11299.5,-48 11305.5,-54 11305.5,-60 11305.5,-60 11305.5,-72 11305.5,-72 11305.5,-78 11299.5,-84 11293.5,-84"/>
<text text-anchor="middle" x="11270" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores14_core_icache_port&#45;&gt;board_cache_hierarchy_clusters14_l1i_cache_cpu_side -->
<g id="edge100" class="edge">
<title>board_processor_cores14_core_icache_port&#45;&gt;board_cache_hierarchy_clusters14_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13440.44,-895.87C13449.19,-880.23 13464.47,-858.06 13485,-848 13501.02,-840.15 13793.05,-852.27 13806,-840 13825.34,-821.68 13825,-627.64 13825,-601 13825,-601 13825,-601 13825,-325 13825,-290.35 13833.62,-193.33 13808,-170 13705.72,-76.83 11441.48,-192.4 11318,-130 11302.54,-122.19 11290.68,-106.82 11282.61,-93.21"/>
<polygon fill="black" stroke="black" points="11285.53,-91.26 11277.64,-84.19 11279.4,-94.64 11285.53,-91.26"/>
</g>
<!-- board_processor_cores14_core_dcache_port -->
<g id="node101" class="node">
<title>board_processor_cores14_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M13572.5,-932C13572.5,-932 13505.5,-932 13505.5,-932 13499.5,-932 13493.5,-926 13493.5,-920 13493.5,-920 13493.5,-908 13493.5,-908 13493.5,-902 13499.5,-896 13505.5,-896 13505.5,-896 13572.5,-896 13572.5,-896 13578.5,-896 13584.5,-902 13584.5,-908 13584.5,-908 13584.5,-920 13584.5,-920 13584.5,-926 13578.5,-932 13572.5,-932"/>
<text text-anchor="middle" x="13539" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters14_l1d_cache_cpu_side -->
<g id="node291" class="node">
<title>board_cache_hierarchy_clusters14_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M11487.5,-84C11487.5,-84 11440.5,-84 11440.5,-84 11434.5,-84 11428.5,-78 11428.5,-72 11428.5,-72 11428.5,-60 11428.5,-60 11428.5,-54 11434.5,-48 11440.5,-48 11440.5,-48 11487.5,-48 11487.5,-48 11493.5,-48 11499.5,-54 11499.5,-60 11499.5,-60 11499.5,-72 11499.5,-72 11499.5,-78 11493.5,-84 11487.5,-84"/>
<text text-anchor="middle" x="11464" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores14_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters14_l1d_cache_cpu_side -->
<g id="edge101" class="edge">
<title>board_processor_cores14_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters14_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13550.57,-895.84C13562.24,-880.17 13581.81,-857.99 13605,-848 13627.98,-838.11 13812.07,-857.45 13830,-840 13849.07,-821.44 13845,-627.61 13845,-601 13845,-601 13845,-601 13845,-325 13845,-290.39 13855.42,-193.48 13830,-170 13735.39,-82.6 11626.92,-188.16 11512,-130 11496.55,-122.18 11484.68,-106.81 11476.62,-93.21"/>
<polygon fill="black" stroke="black" points="11479.53,-91.25 11471.64,-84.19 11473.41,-94.63 11479.53,-91.25"/>
</g>
<!-- board_processor_cores14_core_mmu_itb_walker_port -->
<g id="node102" class="node">
<title>board_processor_cores14_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13740,-932C13740,-932 13710,-932 13710,-932 13704,-932 13698,-926 13698,-920 13698,-920 13698,-908 13698,-908 13698,-902 13704,-896 13710,-896 13710,-896 13740,-896 13740,-896 13746,-896 13752,-902 13752,-908 13752,-908 13752,-920 13752,-920 13752,-926 13746,-932 13740,-932"/>
<text text-anchor="middle" x="13725" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters14_iptw_cache_cpu_side -->
<g id="node297" class="node">
<title>board_cache_hierarchy_clusters14_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M11681.5,-84C11681.5,-84 11634.5,-84 11634.5,-84 11628.5,-84 11622.5,-78 11622.5,-72 11622.5,-72 11622.5,-60 11622.5,-60 11622.5,-54 11628.5,-48 11634.5,-48 11634.5,-48 11681.5,-48 11681.5,-48 11687.5,-48 11693.5,-54 11693.5,-60 11693.5,-60 11693.5,-72 11693.5,-72 11693.5,-78 11687.5,-84 11681.5,-84"/>
<text text-anchor="middle" x="11658" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores14_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters14_iptw_cache_cpu_side -->
<g id="edge102" class="edge">
<title>board_processor_cores14_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters14_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13734.31,-895.97C13743.69,-880.63 13759.67,-858.88 13780,-848 13793.81,-840.62 13839.22,-851.35 13850,-840 13886.66,-801.42 13865,-654.22 13865,-601 13865,-601 13865,-601 13865,-325 13865,-290.39 13875.4,-193.5 13850,-170 13762.55,-89.1 11812.26,-183.87 11706,-130 11690.55,-122.17 11678.69,-106.8 11670.62,-93.2"/>
<polygon fill="black" stroke="black" points="11673.54,-91.24 11665.64,-84.18 11667.41,-94.63 11673.54,-91.24"/>
</g>
<!-- board_processor_cores14_core_mmu_dtb_walker_port -->
<g id="node103" class="node">
<title>board_processor_cores14_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M13900,-932C13900,-932 13870,-932 13870,-932 13864,-932 13858,-926 13858,-920 13858,-920 13858,-908 13858,-908 13858,-902 13864,-896 13870,-896 13870,-896 13900,-896 13900,-896 13906,-896 13912,-902 13912,-908 13912,-908 13912,-920 13912,-920 13912,-926 13906,-932 13900,-932"/>
<text text-anchor="middle" x="13885" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters14_dptw_cache_cpu_side -->
<g id="node299" class="node">
<title>board_cache_hierarchy_clusters14_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M11875.5,-84C11875.5,-84 11828.5,-84 11828.5,-84 11822.5,-84 11816.5,-78 11816.5,-72 11816.5,-72 11816.5,-60 11816.5,-60 11816.5,-54 11822.5,-48 11828.5,-48 11828.5,-48 11875.5,-48 11875.5,-48 11881.5,-48 11887.5,-54 11887.5,-60 11887.5,-60 11887.5,-72 11887.5,-72 11887.5,-78 11881.5,-84 11875.5,-84"/>
<text text-anchor="middle" x="11852" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores14_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters14_dptw_cache_cpu_side -->
<g id="edge103" class="edge">
<title>board_processor_cores14_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters14_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M13885,-895.75C13885,-848.57 13885,-713.4 13885,-601 13885,-601 13885,-601 13885,-325 13885,-255.79 13920.76,-217.04 13870,-170 13790.36,-96.2 12016.05,-172.18 11916,-130 11897.27,-122.1 11881.01,-105.9 11869.57,-91.91"/>
<polygon fill="black" stroke="black" points="11872.32,-89.74 11863.41,-84 11866.8,-94.04 11872.32,-89.74"/>
</g>
<!-- board_processor_cores14_core_interrupts_int_requestor -->
<g id="node104" class="node">
<title>board_processor_cores14_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M13358.5,-932C13358.5,-932 13287.5,-932 13287.5,-932 13281.5,-932 13275.5,-926 13275.5,-920 13275.5,-920 13275.5,-908 13275.5,-908 13275.5,-902 13281.5,-896 13287.5,-896 13287.5,-896 13358.5,-896 13358.5,-896 13364.5,-896 13370.5,-902 13370.5,-908 13370.5,-908 13370.5,-920 13370.5,-920 13370.5,-926 13364.5,-932 13358.5,-932"/>
<text text-anchor="middle" x="13323" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores14_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge104" class="edge">
<title>board_processor_cores14_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M13313.85,-895.82C13304.43,-880.14 13288.17,-857.94 13267,-848 13117.29,-777.69 7654.34,-736.2 6996.59,-731.46"/>
<polygon fill="black" stroke="black" points="6996.38,-727.96 6986.36,-731.38 6996.33,-734.96 6996.38,-727.96"/>
</g>
<!-- board_processor_cores14_core_interrupts_int_responder -->
<g id="node105" class="node">
<title>board_processor_cores14_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M13245.5,-932C13245.5,-932 13170.5,-932 13170.5,-932 13164.5,-932 13158.5,-926 13158.5,-920 13158.5,-920 13158.5,-908 13158.5,-908 13158.5,-902 13164.5,-896 13170.5,-896 13170.5,-896 13245.5,-896 13245.5,-896 13251.5,-896 13257.5,-902 13257.5,-908 13257.5,-908 13257.5,-920 13257.5,-920 13257.5,-926 13251.5,-932 13245.5,-932"/>
<text text-anchor="middle" x="13208" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores14_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge105" class="edge">
<title>board_processor_cores14_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M13192.36,-887.11C13182.05,-872.67 13167.11,-856.03 13149,-848 13109.14,-830.32 6907.12,-861.18 6869,-840 6833.52,-820.28 6814.12,-773.51 6805.87,-748.12"/>
<polygon fill="black" stroke="black" points="13189.67,-889.38 13198.17,-895.71 13195.47,-885.46 13189.67,-889.38"/>
</g>
<!-- board_processor_cores14_core_interrupts_pio -->
<g id="node106" class="node">
<title>board_processor_cores14_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M13128,-932C13128,-932 13098,-932 13098,-932 13092,-932 13086,-926 13086,-920 13086,-920 13086,-908 13086,-908 13086,-902 13092,-896 13098,-896 13098,-896 13128,-896 13128,-896 13134,-896 13140,-902 13140,-908 13140,-908 13140,-920 13140,-920 13140,-926 13134,-932 13128,-932"/>
<text text-anchor="middle" x="13113" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores14_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge106" class="edge">
<title>board_processor_cores14_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M13089.53,-888.81C13073.29,-873.88 13050.29,-856.09 13026,-848 13005.72,-841.25 6887.69,-850.38 6869,-840 6833.52,-820.28 6814.12,-773.51 6805.87,-748.12"/>
<polygon fill="black" stroke="black" points="13087.28,-891.5 13096.94,-895.85 13092.1,-886.43 13087.28,-891.5"/>
</g>
<!-- board_processor_cores15_core_icache_port -->
<g id="node107" class="node">
<title>board_processor_cores15_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M14376,-932C14376,-932 14314,-932 14314,-932 14308,-932 14302,-926 14302,-920 14302,-920 14302,-908 14302,-908 14302,-902 14308,-896 14314,-896 14314,-896 14376,-896 14376,-896 14382,-896 14388,-902 14388,-908 14388,-908 14388,-920 14388,-920 14388,-926 14382,-932 14376,-932"/>
<text text-anchor="middle" x="14345" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_clusters15_l1i_cache_cpu_side -->
<g id="node301" class="node">
<title>board_cache_hierarchy_clusters15_l1i_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M12085.5,-84C12085.5,-84 12038.5,-84 12038.5,-84 12032.5,-84 12026.5,-78 12026.5,-72 12026.5,-72 12026.5,-60 12026.5,-60 12026.5,-54 12032.5,-48 12038.5,-48 12038.5,-48 12085.5,-48 12085.5,-48 12091.5,-48 12097.5,-54 12097.5,-60 12097.5,-60 12097.5,-72 12097.5,-72 12097.5,-78 12091.5,-84 12085.5,-84"/>
<text text-anchor="middle" x="12062" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores15_core_icache_port&#45;&gt;board_cache_hierarchy_clusters15_l1i_cache_cpu_side -->
<g id="edge107" class="edge">
<title>board_processor_cores15_core_icache_port&#45;&gt;board_cache_hierarchy_clusters15_l1i_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14337.5,-895.98C14329.63,-880.41 14315.65,-858.3 14296,-848 14256.99,-827.56 14135.93,-862.37 14098,-840 13990.99,-776.88 13953,-725.24 13953,-601 13953,-601 13953,-601 13953,-325 13953,-250.3 13949.73,-212.06 13888,-170 13806.35,-114.37 12198.04,-174.84 12110,-130 12094.57,-122.14 12082.7,-106.77 12074.63,-93.18"/>
<polygon fill="black" stroke="black" points="12077.55,-91.22 12069.65,-84.16 12071.42,-94.61 12077.55,-91.22"/>
</g>
<!-- board_processor_cores15_core_dcache_port -->
<g id="node108" class="node">
<title>board_processor_cores15_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M14485.5,-932C14485.5,-932 14418.5,-932 14418.5,-932 14412.5,-932 14406.5,-926 14406.5,-920 14406.5,-920 14406.5,-908 14406.5,-908 14406.5,-902 14412.5,-896 14418.5,-896 14418.5,-896 14485.5,-896 14485.5,-896 14491.5,-896 14497.5,-902 14497.5,-908 14497.5,-908 14497.5,-920 14497.5,-920 14497.5,-926 14491.5,-932 14485.5,-932"/>
<text text-anchor="middle" x="14452" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_clusters15_l1d_cache_cpu_side -->
<g id="node303" class="node">
<title>board_cache_hierarchy_clusters15_l1d_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M12279.5,-84C12279.5,-84 12232.5,-84 12232.5,-84 12226.5,-84 12220.5,-78 12220.5,-72 12220.5,-72 12220.5,-60 12220.5,-60 12220.5,-54 12226.5,-48 12232.5,-48 12232.5,-48 12279.5,-48 12279.5,-48 12285.5,-48 12291.5,-54 12291.5,-60 12291.5,-60 12291.5,-72 12291.5,-72 12291.5,-78 12285.5,-84 12279.5,-84"/>
<text text-anchor="middle" x="12256" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores15_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters15_l1d_cache_cpu_side -->
<g id="edge108" class="edge">
<title>board_processor_cores15_core_dcache_port&#45;&gt;board_cache_hierarchy_clusters15_l1d_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14442.48,-895.72C14433.07,-880.42 14417.16,-858.89 14397,-848 14371.39,-834.16 14358.46,-852.13 14332,-840 14188.44,-774.15 14069,-758.94 14069,-601 14069,-601 14069,-601 14069,-325 14069,-240.27 14032.89,-209.63 13958,-170 13795.52,-84.01 12467.74,-213.57 12304,-130 12288.58,-122.13 12276.71,-106.75 12268.64,-93.16"/>
<polygon fill="black" stroke="black" points="12271.56,-91.21 12263.65,-84.16 12265.43,-94.6 12271.56,-91.21"/>
</g>
<!-- board_processor_cores15_core_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>board_processor_cores15_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14572,-932C14572,-932 14542,-932 14542,-932 14536,-932 14530,-926 14530,-920 14530,-920 14530,-908 14530,-908 14530,-902 14536,-896 14542,-896 14542,-896 14572,-896 14572,-896 14578,-896 14584,-902 14584,-908 14584,-908 14584,-920 14584,-920 14584,-926 14578,-932 14572,-932"/>
<text text-anchor="middle" x="14557" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters15_iptw_cache_cpu_side -->
<g id="node309" class="node">
<title>board_cache_hierarchy_clusters15_iptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M12473.5,-84C12473.5,-84 12426.5,-84 12426.5,-84 12420.5,-84 12414.5,-78 12414.5,-72 12414.5,-72 12414.5,-60 12414.5,-60 12414.5,-54 12420.5,-48 12426.5,-48 12426.5,-48 12473.5,-48 12473.5,-48 12479.5,-48 12485.5,-54 12485.5,-60 12485.5,-60 12485.5,-72 12485.5,-72 12485.5,-78 12479.5,-84 12473.5,-84"/>
<text text-anchor="middle" x="12450" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores15_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters15_iptw_cache_cpu_side -->
<g id="edge109" class="edge">
<title>board_processor_cores15_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_clusters15_iptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14550.68,-895.86C14545.23,-882.23 14536.58,-863.03 14526,-848 14437.02,-721.55 14281,-755.62 14281,-601 14281,-601 14281,-601 14281,-325 14281,-210.07 14182.58,-207.68 14074,-170 13908.52,-112.57 12653.97,-209.73 12498,-130 12482.58,-122.12 12470.72,-106.74 12462.64,-93.16"/>
<polygon fill="black" stroke="black" points="12465.56,-91.21 12457.66,-84.15 12459.44,-94.6 12465.56,-91.21"/>
</g>
<!-- board_processor_cores15_core_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>board_processor_cores15_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M14747,-932C14747,-932 14717,-932 14717,-932 14711,-932 14705,-926 14705,-920 14705,-920 14705,-908 14705,-908 14705,-902 14711,-896 14717,-896 14717,-896 14747,-896 14747,-896 14753,-896 14759,-902 14759,-908 14759,-908 14759,-920 14759,-920 14759,-926 14753,-932 14747,-932"/>
<text text-anchor="middle" x="14732" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_clusters15_dptw_cache_cpu_side -->
<g id="node311" class="node">
<title>board_cache_hierarchy_clusters15_dptw_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M12667.5,-84C12667.5,-84 12620.5,-84 12620.5,-84 12614.5,-84 12608.5,-78 12608.5,-72 12608.5,-72 12608.5,-60 12608.5,-60 12608.5,-54 12614.5,-48 12620.5,-48 12620.5,-48 12667.5,-48 12667.5,-48 12673.5,-48 12679.5,-54 12679.5,-60 12679.5,-60 12679.5,-72 12679.5,-72 12679.5,-78 12673.5,-84 12667.5,-84"/>
<text text-anchor="middle" x="12644" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores15_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters15_dptw_cache_cpu_side -->
<g id="edge110" class="edge">
<title>board_processor_cores15_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_clusters15_dptw_cache_cpu_side</title>
<path fill="none" stroke="black" d="M14727.48,-895.89C14715.54,-849.07 14684,-714.72 14684,-601 14684,-601 14684,-601 14684,-325 14684,-135.17 14471.38,-210.87 14286,-170 13969.23,-100.16 12921.98,-73.17 12689.84,-67.97"/>
<polygon fill="black" stroke="black" points="12689.79,-64.47 12679.72,-67.75 12689.64,-71.47 12689.79,-64.47"/>
</g>
<!-- board_processor_cores15_core_interrupts_int_requestor -->
<g id="node111" class="node">
<title>board_processor_cores15_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M14271.5,-932C14271.5,-932 14200.5,-932 14200.5,-932 14194.5,-932 14188.5,-926 14188.5,-920 14188.5,-920 14188.5,-908 14188.5,-908 14188.5,-902 14194.5,-896 14200.5,-896 14200.5,-896 14271.5,-896 14271.5,-896 14277.5,-896 14283.5,-902 14283.5,-908 14283.5,-908 14283.5,-920 14283.5,-920 14283.5,-926 14277.5,-932 14271.5,-932"/>
<text text-anchor="middle" x="14236" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores15_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge111" class="edge">
<title>board_processor_cores15_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M14226.85,-895.8C14217.44,-880.12 14201.18,-857.92 14180,-848 14158.47,-837.92 7710.67,-742.49 6996.11,-731.95"/>
<polygon fill="black" stroke="black" points="6996.06,-728.44 6986.01,-731.8 6995.95,-735.44 6996.06,-728.44"/>
</g>
<!-- board_processor_cores15_core_interrupts_int_responder -->
<g id="node112" class="node">
<title>board_processor_cores15_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M14158.5,-932C14158.5,-932 14083.5,-932 14083.5,-932 14077.5,-932 14071.5,-926 14071.5,-920 14071.5,-920 14071.5,-908 14071.5,-908 14071.5,-902 14077.5,-896 14083.5,-896 14083.5,-896 14158.5,-896 14158.5,-896 14164.5,-896 14170.5,-902 14170.5,-908 14170.5,-908 14170.5,-920 14170.5,-920 14170.5,-926 14164.5,-932 14158.5,-932"/>
<text text-anchor="middle" x="14121" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_processor_cores15_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge112" class="edge">
<title>board_processor_cores15_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M14105.36,-887.1C14095.05,-872.67 14080.11,-856.03 14062,-848 14039.17,-837.87 6890.83,-852.13 6869,-840 6833.51,-820.29 6814.12,-773.51 6805.87,-748.12"/>
<polygon fill="black" stroke="black" points="14102.67,-889.38 14111.17,-895.71 14108.47,-885.46 14102.67,-889.38"/>
</g>
<!-- board_processor_cores15_core_interrupts_pio -->
<g id="node113" class="node">
<title>board_processor_cores15_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M14041,-932C14041,-932 14011,-932 14011,-932 14005,-932 13999,-926 13999,-920 13999,-920 13999,-908 13999,-908 13999,-902 14005,-896 14011,-896 14011,-896 14041,-896 14041,-896 14047,-896 14053,-902 14053,-908 14053,-908 14053,-920 14053,-920 14053,-926 14047,-932 14041,-932"/>
<text text-anchor="middle" x="14026" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores15_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge113" class="edge">
<title>board_processor_cores15_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M14002.53,-888.81C13986.29,-873.88 13963.29,-856.09 13939,-848 13915.71,-840.25 6890.46,-851.92 6869,-840 6833.51,-820.29 6814.12,-773.51 6805.87,-748.12"/>
<polygon fill="black" stroke="black" points="14000.28,-891.5 14009.94,-895.85 14005.1,-886.43 14000.28,-891.5"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node114" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-932C236,-932 206,-932 206,-932 200,-932 194,-926 194,-920 194,-920 194,-908 194,-908 194,-902 200,-896 206,-896 206,-896 236,-896 236,-896 242,-896 248,-902 248,-908 248,-908 248,-920 248,-920 248,-926 242,-932 236,-932"/>
<text text-anchor="middle" x="221" y="-910.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge114" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M239.99,-888.09C252.85,-873.37 271.24,-856.08 292,-848 312.84,-839.89 6713.45,-850.86 6733,-840 6768.48,-820.28 6787.88,-773.51 6796.13,-748.12"/>
<polygon fill="black" stroke="black" points="237.16,-886.01 233.43,-895.93 242.53,-890.5 237.16,-886.01"/>
</g>
<!-- board_cache_hierarchy_l3_cache_mem_side -->
<g id="node314" class="node">
<title>board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M7078,-618C7078,-618 7022,-618 7022,-618 7016,-618 7010,-612 7010,-606 7010,-606 7010,-594 7010,-594 7010,-588 7016,-582 7022,-582 7022,-582 7078,-582 7078,-582 7084,-582 7090,-588 7090,-594 7090,-594 7090,-606 7090,-606 7090,-612 7084,-618 7078,-618"/>
<text text-anchor="middle" x="7050" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side -->
<g id="edge115" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l3_cache_mem_side</title>
<path fill="none" stroke="black" d="M6954.7,-704.37C6977.95,-679.16 7013.49,-640.6 7033.96,-618.4"/>
<polygon fill="black" stroke="black" points="6952.12,-702.01 6947.91,-711.74 6957.27,-706.76 6952.12,-702.01"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node117" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M6711.5,-748C6711.5,-748 6678.5,-748 6678.5,-748 6672.5,-748 6666.5,-742 6666.5,-736 6666.5,-736 6666.5,-724 6666.5,-724 6666.5,-718 6672.5,-712 6678.5,-712 6678.5,-712 6711.5,-712 6711.5,-712 6717.5,-712 6723.5,-718 6723.5,-724 6723.5,-724 6723.5,-736 6723.5,-736 6723.5,-742 6717.5,-748 6711.5,-748"/>
<text text-anchor="middle" x="6695" y="-726.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node118" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M6716,-618C6716,-618 6686,-618 6686,-618 6680,-618 6674,-612 6674,-606 6674,-606 6674,-594 6674,-594 6674,-588 6680,-582 6686,-582 6686,-582 6716,-582 6716,-582 6722,-582 6728,-588 6728,-594 6728,-594 6728,-606 6728,-606 6728,-612 6722,-618 6716,-618"/>
<text text-anchor="middle" x="6701" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge116" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M6695.81,-711.74C6696.81,-690.36 6698.53,-653.69 6699.71,-628.44"/>
<polygon fill="black" stroke="black" points="6703.21,-628.55 6700.18,-618.4 6696.22,-628.22 6703.21,-628.55"/>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports -->
<g id="node119" class="node">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6547,-488C6547,-488 6463,-488 6463,-488 6457,-488 6451,-482 6451,-476 6451,-476 6451,-464 6451,-464 6451,-458 6457,-452 6463,-452 6463,-452 6547,-452 6547,-452 6553,-452 6559,-458 6559,-464 6559,-464 6559,-476 6559,-476 6559,-482 6553,-488 6547,-488"/>
<text text-anchor="middle" x="6505" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_cache_mem_side -->
<g id="node126" class="node">
<title>board_cache_hierarchy_clusters00_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M488,-344C488,-344 432,-344 432,-344 426,-344 420,-338 420,-332 420,-332 420,-320 420,-320 420,-314 426,-308 432,-308 432,-308 488,-308 488,-308 494,-308 500,-314 500,-320 500,-320 500,-332 500,-332 500,-338 494,-344 488,-344"/>
<text text-anchor="middle" x="460" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_l2_cache_mem_side -->
<g id="edge117" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.57C6453.54,-446.69 6447.7,-445.09 6442,-444 6421.77,-440.12 527.33,-447.13 510,-436 478.3,-415.63 466.43,-369.58 462.2,-344.34"/>
<polygon fill="black" stroke="black" points="6458.13,-451.88 6468.72,-451.93 6460.47,-445.28 6458.13,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters01_l2_cache_mem_side -->
<g id="node138" class="node">
<title>board_cache_hierarchy_clusters01_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1281,-344C1281,-344 1225,-344 1225,-344 1219,-344 1213,-338 1213,-332 1213,-332 1213,-320 1213,-320 1213,-314 1219,-308 1225,-308 1225,-308 1281,-308 1281,-308 1287,-308 1293,-314 1293,-320 1293,-320 1293,-332 1293,-332 1293,-338 1287,-344 1281,-344"/>
<text text-anchor="middle" x="1253" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_l2_cache_mem_side -->
<g id="edge118" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.57C6453.54,-446.7 6447.7,-445.09 6442,-444 6424.48,-440.64 1318.01,-445.65 1303,-436 1271.3,-415.63 1259.43,-369.58 1255.2,-344.34"/>
<polygon fill="black" stroke="black" points="6458.13,-451.88 6468.72,-451.93 6460.47,-445.28 6458.13,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters02_l2_cache_mem_side -->
<g id="node150" class="node">
<title>board_cache_hierarchy_clusters02_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2072,-344C2072,-344 2016,-344 2016,-344 2010,-344 2004,-338 2004,-332 2004,-332 2004,-320 2004,-320 2004,-314 2010,-308 2016,-308 2016,-308 2072,-308 2072,-308 2078,-308 2084,-314 2084,-320 2084,-320 2084,-332 2084,-332 2084,-338 2078,-344 2072,-344"/>
<text text-anchor="middle" x="2044" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_l2_cache_mem_side -->
<g id="edge119" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.57C6453.54,-446.7 6447.7,-445.1 6442,-444 6427.17,-441.15 2106.7,-444.16 2094,-436 2062.3,-415.62 2050.43,-369.57 2046.2,-344.34"/>
<polygon fill="black" stroke="black" points="6458.13,-451.88 6468.72,-451.93 6460.47,-445.28 6458.13,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters03_l2_cache_mem_side -->
<g id="node162" class="node">
<title>board_cache_hierarchy_clusters03_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2865,-344C2865,-344 2809,-344 2809,-344 2803,-344 2797,-338 2797,-332 2797,-332 2797,-320 2797,-320 2797,-314 2803,-308 2809,-308 2809,-308 2865,-308 2865,-308 2871,-308 2877,-314 2877,-320 2877,-320 2877,-332 2877,-332 2877,-338 2871,-344 2865,-344"/>
<text text-anchor="middle" x="2837" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_l2_cache_mem_side -->
<g id="edge120" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.57C6453.54,-446.7 6447.7,-445.1 6442,-444 6417.76,-439.34 2907.76,-449.35 2887,-436 2855.3,-415.62 2843.43,-369.57 2839.2,-344.34"/>
<polygon fill="black" stroke="black" points="6458.13,-451.88 6468.72,-451.93 6460.47,-445.29 6458.13,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters04_l2_cache_mem_side -->
<g id="node174" class="node">
<title>board_cache_hierarchy_clusters04_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3657,-344C3657,-344 3601,-344 3601,-344 3595,-344 3589,-338 3589,-332 3589,-332 3589,-320 3589,-320 3589,-314 3595,-308 3601,-308 3601,-308 3657,-308 3657,-308 3663,-308 3669,-314 3669,-320 3669,-320 3669,-332 3669,-332 3669,-338 3663,-344 3657,-344"/>
<text text-anchor="middle" x="3629" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_l2_cache_mem_side -->
<g id="edge121" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.57C6453.54,-446.7 6447.7,-445.1 6442,-444 6423.16,-440.37 3695.14,-446.38 3679,-436 3647.31,-415.61 3635.44,-369.56 3631.2,-344.33"/>
<polygon fill="black" stroke="black" points="6458.12,-451.88 6468.72,-451.94 6460.47,-445.29 6458.12,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters05_l2_cache_mem_side -->
<g id="node186" class="node">
<title>board_cache_hierarchy_clusters05_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4449,-344C4449,-344 4393,-344 4393,-344 4387,-344 4381,-338 4381,-332 4381,-332 4381,-320 4381,-320 4381,-314 4387,-308 4393,-308 4393,-308 4449,-308 4449,-308 4455,-308 4461,-314 4461,-320 4461,-320 4461,-332 4461,-332 4461,-338 4455,-344 4449,-344"/>
<text text-anchor="middle" x="4421" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_l2_cache_mem_side -->
<g id="edge122" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.58C6453.54,-446.71 6447.7,-445.1 6442,-444 6415.12,-438.81 4494.01,-450.83 4471,-436 4439.32,-415.59 4427.44,-369.55 4423.2,-344.33"/>
<polygon fill="black" stroke="black" points="6458.12,-451.89 6468.72,-451.95 6460.47,-445.3 6458.12,-451.89"/>
</g>
<!-- board_cache_hierarchy_clusters06_l2_cache_mem_side -->
<g id="node198" class="node">
<title>board_cache_hierarchy_clusters06_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5241,-344C5241,-344 5185,-344 5185,-344 5179,-344 5173,-338 5173,-332 5173,-332 5173,-320 5173,-320 5173,-314 5179,-308 5185,-308 5185,-308 5241,-308 5241,-308 5247,-308 5253,-314 5253,-320 5253,-320 5253,-332 5253,-332 5253,-338 5247,-344 5241,-344"/>
<text text-anchor="middle" x="5213" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_l2_cache_mem_side -->
<g id="edge123" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6459.26,-448.6C6453.54,-446.72 6447.7,-445.11 6442,-444 6425.93,-440.87 5276.75,-444.89 5263,-436 5231.35,-415.55 5219.46,-369.53 5215.21,-344.32"/>
<polygon fill="black" stroke="black" points="6458.12,-451.91 6468.71,-451.96 6460.47,-445.31 6458.12,-451.91"/>
</g>
<!-- board_cache_hierarchy_clusters07_l2_cache_mem_side -->
<g id="node210" class="node">
<title>board_cache_hierarchy_clusters07_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6033,-344C6033,-344 5977,-344 5977,-344 5971,-344 5965,-338 5965,-332 5965,-332 5965,-320 5965,-320 5965,-314 5971,-308 5977,-308 5977,-308 6033,-308 6033,-308 6039,-308 6045,-314 6045,-320 6045,-320 6045,-332 6045,-332 6045,-338 6039,-344 6033,-344"/>
<text text-anchor="middle" x="6005" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_l2_cache_mem_side -->
<g id="edge124" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6458.6,-448.46C6453.09,-446.66 6447.48,-445.11 6442,-444 6420.92,-439.74 6072.98,-447.8 6055,-436 6023.49,-415.33 6011.54,-369.4 6007.25,-344.26"/>
<polygon fill="black" stroke="black" points="6457.77,-451.88 6468.36,-451.93 6460.11,-445.28 6457.77,-451.88"/>
</g>
<!-- board_cache_hierarchy_clusters08_l2_cache_mem_side -->
<g id="node222" class="node">
<title>board_cache_hierarchy_clusters08_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6533,-344C6533,-344 6477,-344 6477,-344 6471,-344 6465,-338 6465,-332 6465,-332 6465,-320 6465,-320 6465,-314 6471,-308 6477,-308 6477,-308 6533,-308 6533,-308 6539,-308 6545,-314 6545,-320 6545,-320 6545,-332 6545,-332 6545,-338 6539,-344 6533,-344"/>
<text text-anchor="middle" x="6505" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_l2_cache_mem_side -->
<g id="edge125" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6505,-441.68C6505,-412.89 6505,-368.42 6505,-344.19"/>
<polygon fill="black" stroke="black" points="6501.5,-441.87 6505,-451.87 6508.5,-441.87 6501.5,-441.87"/>
</g>
<!-- board_cache_hierarchy_clusters09_l2_cache_mem_side -->
<g id="node234" class="node">
<title>board_cache_hierarchy_clusters09_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M7244,-344C7244,-344 7188,-344 7188,-344 7182,-344 7176,-338 7176,-332 7176,-332 7176,-320 7176,-320 7176,-314 7182,-308 7188,-308 7188,-308 7244,-308 7244,-308 7250,-308 7256,-314 7256,-320 7256,-320 7256,-332 7256,-332 7256,-338 7250,-344 7244,-344"/>
<text text-anchor="middle" x="7216" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_l2_cache_mem_side -->
<g id="edge126" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.02,-456.21C6712.8,-427.5 7057.93,-358.57 7175.77,-335.03"/>
<polygon fill="black" stroke="black" points="6568.14,-452.82 6559.02,-458.21 6569.52,-459.68 6568.14,-452.82"/>
</g>
<!-- board_cache_hierarchy_clusters10_l2_cache_mem_side -->
<g id="node246" class="node">
<title>board_cache_hierarchy_clusters10_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8036,-344C8036,-344 7980,-344 7980,-344 7974,-344 7968,-338 7968,-332 7968,-332 7968,-320 7968,-320 7968,-314 7974,-308 7980,-308 7980,-308 8036,-308 8036,-308 8042,-308 8048,-314 8048,-320 8048,-320 8048,-332 8048,-332 8048,-338 8042,-344 8036,-344"/>
<text text-anchor="middle" x="8008" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_l2_cache_mem_side -->
<g id="edge127" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.36,-469.3C6711.85,-469.37 7064.6,-466.15 7358,-436 7590.77,-412.08 7866.44,-356.82 7967.93,-335.55"/>
<polygon fill="black" stroke="black" points="6569.06,-465.8 6559.06,-469.29 6569.06,-472.8 6569.06,-465.8"/>
</g>
<!-- board_cache_hierarchy_clusters11_l2_cache_mem_side -->
<g id="node258" class="node">
<title>board_cache_hierarchy_clusters11_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8828,-344C8828,-344 8772,-344 8772,-344 8766,-344 8760,-338 8760,-332 8760,-332 8760,-320 8760,-320 8760,-314 8766,-308 8772,-308 8772,-308 8828,-308 8828,-308 8834,-308 8840,-314 8840,-320 8840,-320 8840,-332 8840,-332 8840,-338 8834,-344 8828,-344"/>
<text text-anchor="middle" x="8800" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_l2_cache_mem_side -->
<g id="edge128" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.27,-468.97C6833.24,-468.63 7834.96,-465.42 8150,-436 8382.98,-414.25 8658.52,-357.69 8759.95,-335.82"/>
<polygon fill="black" stroke="black" points="6569.08,-465.47 6559.09,-468.98 6569.09,-472.47 6569.08,-465.47"/>
</g>
<!-- board_cache_hierarchy_clusters12_l2_cache_mem_side -->
<g id="node270" class="node">
<title>board_cache_hierarchy_clusters12_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M9620,-344C9620,-344 9564,-344 9564,-344 9558,-344 9552,-338 9552,-332 9552,-332 9552,-320 9552,-320 9552,-314 9558,-308 9564,-308 9564,-308 9620,-308 9620,-308 9626,-308 9632,-314 9632,-320 9632,-320 9632,-332 9632,-332 9632,-338 9626,-344 9620,-344"/>
<text text-anchor="middle" x="9592" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_l2_cache_mem_side -->
<g id="edge129" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.08,-468.72C6929.83,-467.05 8699.97,-457.8 8942,-436 9175.05,-415.01 9450.55,-358 9551.96,-335.91"/>
<polygon fill="black" stroke="black" points="6569.05,-465.22 6559.07,-468.76 6569.08,-472.22 6569.05,-465.22"/>
</g>
<!-- board_cache_hierarchy_clusters13_l2_cache_mem_side -->
<g id="node282" class="node">
<title>board_cache_hierarchy_clusters13_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10412,-344C10412,-344 10356,-344 10356,-344 10350,-344 10344,-338 10344,-332 10344,-332 10344,-320 10344,-320 10344,-314 10350,-308 10356,-308 10356,-308 10412,-308 10412,-308 10418,-308 10424,-314 10424,-320 10424,-320 10424,-332 10424,-332 10424,-338 10418,-344 10412,-344"/>
<text text-anchor="middle" x="10384" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_l2_cache_mem_side -->
<g id="edge130" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.34,-468.95C6995.83,-468.51 9408.38,-464.79 9734,-436 9967.09,-415.39 10242.56,-358.15 10343.97,-335.96"/>
<polygon fill="black" stroke="black" points="6569.04,-465.45 6559.05,-468.96 6569.05,-472.45 6569.04,-465.45"/>
</g>
<!-- board_cache_hierarchy_clusters14_l2_cache_mem_side -->
<g id="node294" class="node">
<title>board_cache_hierarchy_clusters14_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11204,-344C11204,-344 11148,-344 11148,-344 11142,-344 11136,-338 11136,-332 11136,-332 11136,-320 11136,-320 11136,-314 11142,-308 11148,-308 11148,-308 11204,-308 11204,-308 11210,-308 11216,-314 11216,-320 11216,-320 11216,-332 11216,-332 11216,-338 11210,-344 11204,-344"/>
<text text-anchor="middle" x="11176" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_l2_cache_mem_side -->
<g id="edge131" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.5,-469.09C7054.08,-469.66 10116.31,-471.81 10526,-436 10759.11,-415.63 11034.57,-358.25 11135.97,-335.99"/>
<polygon fill="black" stroke="black" points="6569.2,-465.59 6559.2,-469.07 6569.2,-472.59 6569.2,-465.59"/>
</g>
<!-- board_cache_hierarchy_clusters15_l2_cache_mem_side -->
<g id="node306" class="node">
<title>board_cache_hierarchy_clusters15_l2_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11996,-344C11996,-344 11940,-344 11940,-344 11934,-344 11928,-338 11928,-332 11928,-332 11928,-320 11928,-320 11928,-314 11934,-308 11940,-308 11940,-308 11996,-308 11996,-308 12002,-308 12008,-314 12008,-320 12008,-320 12008,-332 12008,-332 12008,-338 12002,-344 11996,-344"/>
<text text-anchor="middle" x="11968" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_l2_cache_mem_side -->
<g id="edge132" class="edge">
<title>board_cache_hierarchy_l3_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M6569.51,-468.85C7123.88,-467.54 11070.36,-457.48 11318,-436 11551.12,-415.78 11826.58,-358.31 11927.97,-336"/>
<polygon fill="black" stroke="black" points="6569.29,-465.35 6559.3,-468.88 6569.31,-472.35 6569.29,-465.35"/>
</g>
<!-- board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="node120" class="node">
<title>board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6421,-488C6421,-488 6327,-488 6327,-488 6321,-488 6315,-482 6315,-476 6315,-476 6315,-464 6315,-464 6315,-458 6321,-452 6327,-452 6327,-452 6421,-452 6421,-452 6427,-452 6433,-458 6433,-464 6433,-464 6433,-476 6433,-476 6433,-482 6427,-488 6421,-488"/>
<text text-anchor="middle" x="6374" y="-466.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters00_l1i_cache_mem_side -->
<g id="node122" class="node">
<title>board_cache_hierarchy_clusters00_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M116,-84C116,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 116,-48 116,-48 122,-48 128,-54 128,-60 128,-60 128,-72 128,-72 128,-78 122,-84 116,-84"/>
<text text-anchor="middle" x="88" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters00_l1d_cache_mem_side -->
<g id="node124" class="node">
<title>board_cache_hierarchy_clusters00_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M310,-84C310,-84 254,-84 254,-84 248,-84 242,-78 242,-72 242,-72 242,-60 242,-60 242,-54 248,-48 254,-48 254,-48 310,-48 310,-48 316,-48 322,-54 322,-60 322,-60 322,-72 322,-72 322,-78 316,-84 310,-84"/>
<text text-anchor="middle" x="282" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_cache_cpu_side -->
<g id="node125" class="node">
<title>board_cache_hierarchy_clusters00_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M577.5,-344C577.5,-344 530.5,-344 530.5,-344 524.5,-344 518.5,-338 518.5,-332 518.5,-332 518.5,-320 518.5,-320 518.5,-314 524.5,-308 530.5,-308 530.5,-308 577.5,-308 577.5,-308 583.5,-308 589.5,-314 589.5,-320 589.5,-320 589.5,-332 589.5,-332 589.5,-338 583.5,-344 577.5,-344"/>
<text text-anchor="middle" x="554" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_bus_mem_side_ports -->
<g id="node128" class="node">
<title>board_cache_hierarchy_clusters00_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M392,-214C392,-214 298,-214 298,-214 292,-214 286,-208 286,-202 286,-202 286,-190 286,-190 286,-184 292,-178 298,-178 298,-178 392,-178 392,-178 398,-178 404,-184 404,-190 404,-190 404,-202 404,-202 404,-208 398,-214 392,-214"/>
<text text-anchor="middle" x="345" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters00_l2_bus_mem_side_ports -->
<g id="edge133" class="edge">
<title>board_cache_hierarchy_clusters00_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters00_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M515.16,-303.07C513.09,-302.01 511.03,-300.98 509,-300 467.4,-279.86 451.89,-284.98 413,-260 392.83,-247.04 373.1,-227.82 360.13,-214.03"/>
<polygon fill="black" stroke="black" points="513.75,-306.28 524.23,-307.85 517.02,-300.09 513.75,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports -->
<g id="node127" class="node">
<title>board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M518,-214C518,-214 434,-214 434,-214 428,-214 422,-208 422,-202 422,-202 422,-190 422,-190 422,-184 428,-178 434,-178 434,-178 518,-178 518,-178 524,-178 530,-184 530,-190 530,-190 530,-202 530,-202 530,-208 524,-214 518,-214"/>
<text text-anchor="middle" x="476" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_l1i_cache_mem_side -->
<g id="edge135" class="edge">
<title>board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M427.39,-174.42C422.58,-172.77 417.72,-171.26 413,-170 293.68,-138.12 245.05,-191.6 138,-130 119.48,-119.34 105.24,-98.92 96.78,-84.21"/>
<polygon fill="black" stroke="black" points="426.56,-177.84 437.16,-177.95 428.94,-171.26 426.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_l1d_cache_mem_side -->
<g id="edge134" class="edge">
<title>board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M426.05,-173.83C387.74,-157.37 340.08,-136.29 332,-130 315.59,-117.21 301.34,-97.97 292.3,-84.12"/>
<polygon fill="black" stroke="black" points="424.99,-177.18 435.56,-177.91 427.74,-170.75 424.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters00_iptw_cache_mem_side -->
<g id="node130" class="node">
<title>board_cache_hierarchy_clusters00_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M504,-84C504,-84 448,-84 448,-84 442,-84 436,-78 436,-72 436,-72 436,-60 436,-60 436,-54 442,-48 448,-48 448,-48 504,-48 504,-48 510,-48 516,-54 516,-60 516,-60 516,-72 516,-72 516,-78 510,-84 504,-84"/>
<text text-anchor="middle" x="476" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_iptw_cache_mem_side -->
<g id="edge136" class="edge">
<title>board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M476,-167.72C476,-142.52 476,-105.84 476,-84.4"/>
<polygon fill="black" stroke="black" points="472.5,-167.74 476,-177.74 479.5,-167.74 472.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters00_dptw_cache_mem_side -->
<g id="node132" class="node">
<title>board_cache_hierarchy_clusters00_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M698,-84C698,-84 642,-84 642,-84 636,-84 630,-78 630,-72 630,-72 630,-60 630,-60 630,-54 636,-48 642,-48 642,-48 698,-48 698,-48 704,-48 710,-54 710,-60 710,-60 710,-72 710,-72 710,-78 704,-84 698,-84"/>
<text text-anchor="middle" x="670" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_dptw_cache_mem_side -->
<g id="edge137" class="edge">
<title>board_cache_hierarchy_clusters00_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters00_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M536.92,-174.19C563.37,-163.43 593.78,-148.61 618,-130 634.76,-117.13 649.62,-97.9 659.12,-84.07"/>
<polygon fill="black" stroke="black" points="535.38,-171.03 527.37,-177.97 537.95,-177.54 535.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters01_l1i_cache_mem_side -->
<g id="node134" class="node">
<title>board_cache_hierarchy_clusters01_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M908,-84C908,-84 852,-84 852,-84 846,-84 840,-78 840,-72 840,-72 840,-60 840,-60 840,-54 846,-48 852,-48 852,-48 908,-48 908,-48 914,-48 920,-54 920,-60 920,-60 920,-72 920,-72 920,-78 914,-84 908,-84"/>
<text text-anchor="middle" x="880" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters01_l1d_cache_mem_side -->
<g id="node136" class="node">
<title>board_cache_hierarchy_clusters01_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1102,-84C1102,-84 1046,-84 1046,-84 1040,-84 1034,-78 1034,-72 1034,-72 1034,-60 1034,-60 1034,-54 1040,-48 1046,-48 1046,-48 1102,-48 1102,-48 1108,-48 1114,-54 1114,-60 1114,-60 1114,-72 1114,-72 1114,-78 1108,-84 1102,-84"/>
<text text-anchor="middle" x="1074" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters01_l2_cache_cpu_side -->
<g id="node137" class="node">
<title>board_cache_hierarchy_clusters01_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M1370.5,-344C1370.5,-344 1323.5,-344 1323.5,-344 1317.5,-344 1311.5,-338 1311.5,-332 1311.5,-332 1311.5,-320 1311.5,-320 1311.5,-314 1317.5,-308 1323.5,-308 1323.5,-308 1370.5,-308 1370.5,-308 1376.5,-308 1382.5,-314 1382.5,-320 1382.5,-320 1382.5,-332 1382.5,-332 1382.5,-338 1376.5,-344 1370.5,-344"/>
<text text-anchor="middle" x="1347" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters01_l2_bus_mem_side_ports -->
<g id="node140" class="node">
<title>board_cache_hierarchy_clusters01_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1184,-214C1184,-214 1090,-214 1090,-214 1084,-214 1078,-208 1078,-202 1078,-202 1078,-190 1078,-190 1078,-184 1084,-178 1090,-178 1090,-178 1184,-178 1184,-178 1190,-178 1196,-184 1196,-190 1196,-190 1196,-202 1196,-202 1196,-208 1190,-214 1184,-214"/>
<text text-anchor="middle" x="1137" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters01_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters01_l2_bus_mem_side_ports -->
<g id="edge138" class="edge">
<title>board_cache_hierarchy_clusters01_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters01_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1308.17,-303.06C1306.09,-302 1304.03,-300.98 1302,-300 1259.99,-279.75 1244.28,-285.13 1205,-260 1184.8,-247.08 1165.08,-227.85 1152.12,-214.04"/>
<polygon fill="black" stroke="black" points="1306.76,-306.28 1317.24,-307.83 1310.02,-300.08 1306.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports -->
<g id="node139" class="node">
<title>board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1310,-214C1310,-214 1226,-214 1226,-214 1220,-214 1214,-208 1214,-202 1214,-202 1214,-190 1214,-190 1214,-184 1220,-178 1226,-178 1226,-178 1310,-178 1310,-178 1316,-178 1322,-184 1322,-190 1322,-190 1322,-202 1322,-202 1322,-208 1316,-214 1310,-214"/>
<text text-anchor="middle" x="1268" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_l1i_cache_mem_side -->
<g id="edge140" class="edge">
<title>board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M1219.39,-174.42C1214.58,-172.77 1209.72,-171.26 1205,-170 1085.68,-138.12 1037.05,-191.6 930,-130 911.48,-119.34 897.24,-98.92 888.78,-84.21"/>
<polygon fill="black" stroke="black" points="1218.56,-177.84 1229.16,-177.95 1220.94,-171.26 1218.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_l1d_cache_mem_side -->
<g id="edge139" class="edge">
<title>board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M1218.05,-173.83C1179.74,-157.37 1132.08,-136.29 1124,-130 1107.59,-117.21 1093.34,-97.97 1084.3,-84.12"/>
<polygon fill="black" stroke="black" points="1216.99,-177.18 1227.56,-177.91 1219.74,-170.75 1216.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters01_iptw_cache_mem_side -->
<g id="node142" class="node">
<title>board_cache_hierarchy_clusters01_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1296,-84C1296,-84 1240,-84 1240,-84 1234,-84 1228,-78 1228,-72 1228,-72 1228,-60 1228,-60 1228,-54 1234,-48 1240,-48 1240,-48 1296,-48 1296,-48 1302,-48 1308,-54 1308,-60 1308,-60 1308,-72 1308,-72 1308,-78 1302,-84 1296,-84"/>
<text text-anchor="middle" x="1268" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_iptw_cache_mem_side -->
<g id="edge141" class="edge">
<title>board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1268,-167.72C1268,-142.52 1268,-105.84 1268,-84.4"/>
<polygon fill="black" stroke="black" points="1264.5,-167.74 1268,-177.74 1271.5,-167.74 1264.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters01_dptw_cache_mem_side -->
<g id="node144" class="node">
<title>board_cache_hierarchy_clusters01_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1490,-84C1490,-84 1434,-84 1434,-84 1428,-84 1422,-78 1422,-72 1422,-72 1422,-60 1422,-60 1422,-54 1428,-48 1434,-48 1434,-48 1490,-48 1490,-48 1496,-48 1502,-54 1502,-60 1502,-60 1502,-72 1502,-72 1502,-78 1496,-84 1490,-84"/>
<text text-anchor="middle" x="1462" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_dptw_cache_mem_side -->
<g id="edge142" class="edge">
<title>board_cache_hierarchy_clusters01_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters01_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M1328.92,-174.19C1355.37,-163.43 1385.78,-148.61 1410,-130 1426.76,-117.13 1441.62,-97.9 1451.12,-84.07"/>
<polygon fill="black" stroke="black" points="1327.38,-171.03 1319.37,-177.97 1329.95,-177.54 1327.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters02_l1i_cache_mem_side -->
<g id="node146" class="node">
<title>board_cache_hierarchy_clusters02_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1700,-84C1700,-84 1644,-84 1644,-84 1638,-84 1632,-78 1632,-72 1632,-72 1632,-60 1632,-60 1632,-54 1638,-48 1644,-48 1644,-48 1700,-48 1700,-48 1706,-48 1712,-54 1712,-60 1712,-60 1712,-72 1712,-72 1712,-78 1706,-84 1700,-84"/>
<text text-anchor="middle" x="1672" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters02_l1d_cache_mem_side -->
<g id="node148" class="node">
<title>board_cache_hierarchy_clusters02_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M1894,-84C1894,-84 1838,-84 1838,-84 1832,-84 1826,-78 1826,-72 1826,-72 1826,-60 1826,-60 1826,-54 1832,-48 1838,-48 1838,-48 1894,-48 1894,-48 1900,-48 1906,-54 1906,-60 1906,-60 1906,-72 1906,-72 1906,-78 1900,-84 1894,-84"/>
<text text-anchor="middle" x="1866" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters02_l2_cache_cpu_side -->
<g id="node149" class="node">
<title>board_cache_hierarchy_clusters02_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2161.5,-344C2161.5,-344 2114.5,-344 2114.5,-344 2108.5,-344 2102.5,-338 2102.5,-332 2102.5,-332 2102.5,-320 2102.5,-320 2102.5,-314 2108.5,-308 2114.5,-308 2114.5,-308 2161.5,-308 2161.5,-308 2167.5,-308 2173.5,-314 2173.5,-320 2173.5,-320 2173.5,-332 2173.5,-332 2173.5,-338 2167.5,-344 2161.5,-344"/>
<text text-anchor="middle" x="2138" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters02_l2_bus_mem_side_ports -->
<g id="node152" class="node">
<title>board_cache_hierarchy_clusters02_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1976,-214C1976,-214 1882,-214 1882,-214 1876,-214 1870,-208 1870,-202 1870,-202 1870,-190 1870,-190 1870,-184 1876,-178 1882,-178 1882,-178 1976,-178 1976,-178 1982,-178 1988,-184 1988,-190 1988,-190 1988,-202 1988,-202 1988,-208 1982,-214 1976,-214"/>
<text text-anchor="middle" x="1929" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters02_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters02_l2_bus_mem_side_ports -->
<g id="edge143" class="edge">
<title>board_cache_hierarchy_clusters02_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters02_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2099.16,-303.07C2097.09,-302.01 2095.03,-300.98 2093,-300 2051.4,-279.86 2035.89,-284.98 1997,-260 1976.83,-247.04 1957.1,-227.82 1944.13,-214.03"/>
<polygon fill="black" stroke="black" points="2097.75,-306.28 2108.23,-307.85 2101.02,-300.09 2097.75,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports -->
<g id="node151" class="node">
<title>board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2102,-214C2102,-214 2018,-214 2018,-214 2012,-214 2006,-208 2006,-202 2006,-202 2006,-190 2006,-190 2006,-184 2012,-178 2018,-178 2018,-178 2102,-178 2102,-178 2108,-178 2114,-184 2114,-190 2114,-190 2114,-202 2114,-202 2114,-208 2108,-214 2102,-214"/>
<text text-anchor="middle" x="2060" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_l1i_cache_mem_side -->
<g id="edge145" class="edge">
<title>board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M2011.39,-174.42C2006.58,-172.77 2001.72,-171.26 1997,-170 1877.68,-138.12 1829.05,-191.6 1722,-130 1703.48,-119.34 1689.24,-98.92 1680.78,-84.21"/>
<polygon fill="black" stroke="black" points="2010.56,-177.84 2021.16,-177.95 2012.94,-171.26 2010.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_l1d_cache_mem_side -->
<g id="edge144" class="edge">
<title>board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M2010.05,-173.83C1971.74,-157.37 1924.08,-136.29 1916,-130 1899.59,-117.21 1885.34,-97.97 1876.3,-84.12"/>
<polygon fill="black" stroke="black" points="2008.99,-177.18 2019.56,-177.91 2011.74,-170.75 2008.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters02_iptw_cache_mem_side -->
<g id="node154" class="node">
<title>board_cache_hierarchy_clusters02_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2088,-84C2088,-84 2032,-84 2032,-84 2026,-84 2020,-78 2020,-72 2020,-72 2020,-60 2020,-60 2020,-54 2026,-48 2032,-48 2032,-48 2088,-48 2088,-48 2094,-48 2100,-54 2100,-60 2100,-60 2100,-72 2100,-72 2100,-78 2094,-84 2088,-84"/>
<text text-anchor="middle" x="2060" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_iptw_cache_mem_side -->
<g id="edge146" class="edge">
<title>board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2060,-167.72C2060,-142.52 2060,-105.84 2060,-84.4"/>
<polygon fill="black" stroke="black" points="2056.5,-167.74 2060,-177.74 2063.5,-167.74 2056.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters02_dptw_cache_mem_side -->
<g id="node156" class="node">
<title>board_cache_hierarchy_clusters02_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2282,-84C2282,-84 2226,-84 2226,-84 2220,-84 2214,-78 2214,-72 2214,-72 2214,-60 2214,-60 2214,-54 2220,-48 2226,-48 2226,-48 2282,-48 2282,-48 2288,-48 2294,-54 2294,-60 2294,-60 2294,-72 2294,-72 2294,-78 2288,-84 2282,-84"/>
<text text-anchor="middle" x="2254" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_dptw_cache_mem_side -->
<g id="edge147" class="edge">
<title>board_cache_hierarchy_clusters02_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters02_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2120.92,-174.19C2147.37,-163.43 2177.78,-148.61 2202,-130 2218.76,-117.13 2233.62,-97.9 2243.12,-84.07"/>
<polygon fill="black" stroke="black" points="2119.38,-171.03 2111.37,-177.97 2121.95,-177.54 2119.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters03_l1i_cache_mem_side -->
<g id="node158" class="node">
<title>board_cache_hierarchy_clusters03_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2492,-84C2492,-84 2436,-84 2436,-84 2430,-84 2424,-78 2424,-72 2424,-72 2424,-60 2424,-60 2424,-54 2430,-48 2436,-48 2436,-48 2492,-48 2492,-48 2498,-48 2504,-54 2504,-60 2504,-60 2504,-72 2504,-72 2504,-78 2498,-84 2492,-84"/>
<text text-anchor="middle" x="2464" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters03_l1d_cache_mem_side -->
<g id="node160" class="node">
<title>board_cache_hierarchy_clusters03_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2686,-84C2686,-84 2630,-84 2630,-84 2624,-84 2618,-78 2618,-72 2618,-72 2618,-60 2618,-60 2618,-54 2624,-48 2630,-48 2630,-48 2686,-48 2686,-48 2692,-48 2698,-54 2698,-60 2698,-60 2698,-72 2698,-72 2698,-78 2692,-84 2686,-84"/>
<text text-anchor="middle" x="2658" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters03_l2_cache_cpu_side -->
<g id="node161" class="node">
<title>board_cache_hierarchy_clusters03_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M2954.5,-344C2954.5,-344 2907.5,-344 2907.5,-344 2901.5,-344 2895.5,-338 2895.5,-332 2895.5,-332 2895.5,-320 2895.5,-320 2895.5,-314 2901.5,-308 2907.5,-308 2907.5,-308 2954.5,-308 2954.5,-308 2960.5,-308 2966.5,-314 2966.5,-320 2966.5,-320 2966.5,-332 2966.5,-332 2966.5,-338 2960.5,-344 2954.5,-344"/>
<text text-anchor="middle" x="2931" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters03_l2_bus_mem_side_ports -->
<g id="node164" class="node">
<title>board_cache_hierarchy_clusters03_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2768,-214C2768,-214 2674,-214 2674,-214 2668,-214 2662,-208 2662,-202 2662,-202 2662,-190 2662,-190 2662,-184 2668,-178 2674,-178 2674,-178 2768,-178 2768,-178 2774,-178 2780,-184 2780,-190 2780,-190 2780,-202 2780,-202 2780,-208 2774,-214 2768,-214"/>
<text text-anchor="middle" x="2721" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters03_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters03_l2_bus_mem_side_ports -->
<g id="edge148" class="edge">
<title>board_cache_hierarchy_clusters03_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters03_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2892.17,-303.06C2890.09,-302 2888.03,-300.98 2886,-300 2843.99,-279.75 2828.28,-285.13 2789,-260 2768.8,-247.08 2749.08,-227.85 2736.12,-214.04"/>
<polygon fill="black" stroke="black" points="2890.76,-306.28 2901.24,-307.83 2894.02,-300.08 2890.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports -->
<g id="node163" class="node">
<title>board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2894,-214C2894,-214 2810,-214 2810,-214 2804,-214 2798,-208 2798,-202 2798,-202 2798,-190 2798,-190 2798,-184 2804,-178 2810,-178 2810,-178 2894,-178 2894,-178 2900,-178 2906,-184 2906,-190 2906,-190 2906,-202 2906,-202 2906,-208 2900,-214 2894,-214"/>
<text text-anchor="middle" x="2852" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_l1i_cache_mem_side -->
<g id="edge150" class="edge">
<title>board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M2803.39,-174.42C2798.58,-172.77 2793.72,-171.26 2789,-170 2669.68,-138.12 2621.05,-191.6 2514,-130 2495.48,-119.34 2481.24,-98.92 2472.78,-84.21"/>
<polygon fill="black" stroke="black" points="2802.56,-177.84 2813.16,-177.95 2804.94,-171.26 2802.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_l1d_cache_mem_side -->
<g id="edge149" class="edge">
<title>board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M2802.05,-173.83C2763.74,-157.37 2716.08,-136.29 2708,-130 2691.59,-117.21 2677.34,-97.97 2668.3,-84.12"/>
<polygon fill="black" stroke="black" points="2800.99,-177.18 2811.56,-177.91 2803.74,-170.75 2800.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters03_iptw_cache_mem_side -->
<g id="node166" class="node">
<title>board_cache_hierarchy_clusters03_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M2880,-84C2880,-84 2824,-84 2824,-84 2818,-84 2812,-78 2812,-72 2812,-72 2812,-60 2812,-60 2812,-54 2818,-48 2824,-48 2824,-48 2880,-48 2880,-48 2886,-48 2892,-54 2892,-60 2892,-60 2892,-72 2892,-72 2892,-78 2886,-84 2880,-84"/>
<text text-anchor="middle" x="2852" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_iptw_cache_mem_side -->
<g id="edge151" class="edge">
<title>board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2852,-167.72C2852,-142.52 2852,-105.84 2852,-84.4"/>
<polygon fill="black" stroke="black" points="2848.5,-167.74 2852,-177.74 2855.5,-167.74 2848.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters03_dptw_cache_mem_side -->
<g id="node168" class="node">
<title>board_cache_hierarchy_clusters03_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3074,-84C3074,-84 3018,-84 3018,-84 3012,-84 3006,-78 3006,-72 3006,-72 3006,-60 3006,-60 3006,-54 3012,-48 3018,-48 3018,-48 3074,-48 3074,-48 3080,-48 3086,-54 3086,-60 3086,-60 3086,-72 3086,-72 3086,-78 3080,-84 3074,-84"/>
<text text-anchor="middle" x="3046" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_dptw_cache_mem_side -->
<g id="edge152" class="edge">
<title>board_cache_hierarchy_clusters03_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters03_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M2912.92,-174.19C2939.37,-163.43 2969.78,-148.61 2994,-130 3010.76,-117.13 3025.62,-97.9 3035.12,-84.07"/>
<polygon fill="black" stroke="black" points="2911.38,-171.03 2903.37,-177.97 2913.95,-177.54 2911.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters04_l1i_cache_mem_side -->
<g id="node170" class="node">
<title>board_cache_hierarchy_clusters04_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3284,-84C3284,-84 3228,-84 3228,-84 3222,-84 3216,-78 3216,-72 3216,-72 3216,-60 3216,-60 3216,-54 3222,-48 3228,-48 3228,-48 3284,-48 3284,-48 3290,-48 3296,-54 3296,-60 3296,-60 3296,-72 3296,-72 3296,-78 3290,-84 3284,-84"/>
<text text-anchor="middle" x="3256" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters04_l1d_cache_mem_side -->
<g id="node172" class="node">
<title>board_cache_hierarchy_clusters04_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3478,-84C3478,-84 3422,-84 3422,-84 3416,-84 3410,-78 3410,-72 3410,-72 3410,-60 3410,-60 3410,-54 3416,-48 3422,-48 3422,-48 3478,-48 3478,-48 3484,-48 3490,-54 3490,-60 3490,-60 3490,-72 3490,-72 3490,-78 3484,-84 3478,-84"/>
<text text-anchor="middle" x="3450" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters04_l2_cache_cpu_side -->
<g id="node173" class="node">
<title>board_cache_hierarchy_clusters04_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M3746.5,-344C3746.5,-344 3699.5,-344 3699.5,-344 3693.5,-344 3687.5,-338 3687.5,-332 3687.5,-332 3687.5,-320 3687.5,-320 3687.5,-314 3693.5,-308 3699.5,-308 3699.5,-308 3746.5,-308 3746.5,-308 3752.5,-308 3758.5,-314 3758.5,-320 3758.5,-320 3758.5,-332 3758.5,-332 3758.5,-338 3752.5,-344 3746.5,-344"/>
<text text-anchor="middle" x="3723" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters04_l2_bus_mem_side_ports -->
<g id="node176" class="node">
<title>board_cache_hierarchy_clusters04_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3560,-214C3560,-214 3466,-214 3466,-214 3460,-214 3454,-208 3454,-202 3454,-202 3454,-190 3454,-190 3454,-184 3460,-178 3466,-178 3466,-178 3560,-178 3560,-178 3566,-178 3572,-184 3572,-190 3572,-190 3572,-202 3572,-202 3572,-208 3566,-214 3560,-214"/>
<text text-anchor="middle" x="3513" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters04_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters04_l2_bus_mem_side_ports -->
<g id="edge153" class="edge">
<title>board_cache_hierarchy_clusters04_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters04_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3684.17,-303.06C3682.09,-302 3680.03,-300.98 3678,-300 3635.99,-279.75 3620.28,-285.13 3581,-260 3560.8,-247.08 3541.08,-227.85 3528.12,-214.04"/>
<polygon fill="black" stroke="black" points="3682.76,-306.28 3693.24,-307.83 3686.02,-300.08 3682.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports -->
<g id="node175" class="node">
<title>board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3686,-214C3686,-214 3602,-214 3602,-214 3596,-214 3590,-208 3590,-202 3590,-202 3590,-190 3590,-190 3590,-184 3596,-178 3602,-178 3602,-178 3686,-178 3686,-178 3692,-178 3698,-184 3698,-190 3698,-190 3698,-202 3698,-202 3698,-208 3692,-214 3686,-214"/>
<text text-anchor="middle" x="3644" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_l1i_cache_mem_side -->
<g id="edge155" class="edge">
<title>board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M3595.39,-174.42C3590.58,-172.77 3585.72,-171.26 3581,-170 3461.68,-138.12 3413.05,-191.6 3306,-130 3287.48,-119.34 3273.24,-98.92 3264.78,-84.21"/>
<polygon fill="black" stroke="black" points="3594.56,-177.84 3605.16,-177.95 3596.94,-171.26 3594.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_l1d_cache_mem_side -->
<g id="edge154" class="edge">
<title>board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M3594.05,-173.83C3555.74,-157.37 3508.08,-136.29 3500,-130 3483.59,-117.21 3469.34,-97.97 3460.3,-84.12"/>
<polygon fill="black" stroke="black" points="3592.99,-177.18 3603.56,-177.91 3595.74,-170.75 3592.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters04_iptw_cache_mem_side -->
<g id="node178" class="node">
<title>board_cache_hierarchy_clusters04_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3672,-84C3672,-84 3616,-84 3616,-84 3610,-84 3604,-78 3604,-72 3604,-72 3604,-60 3604,-60 3604,-54 3610,-48 3616,-48 3616,-48 3672,-48 3672,-48 3678,-48 3684,-54 3684,-60 3684,-60 3684,-72 3684,-72 3684,-78 3678,-84 3672,-84"/>
<text text-anchor="middle" x="3644" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_iptw_cache_mem_side -->
<g id="edge156" class="edge">
<title>board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M3644,-167.72C3644,-142.52 3644,-105.84 3644,-84.4"/>
<polygon fill="black" stroke="black" points="3640.5,-167.74 3644,-177.74 3647.5,-167.74 3640.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters04_dptw_cache_mem_side -->
<g id="node180" class="node">
<title>board_cache_hierarchy_clusters04_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M3866,-84C3866,-84 3810,-84 3810,-84 3804,-84 3798,-78 3798,-72 3798,-72 3798,-60 3798,-60 3798,-54 3804,-48 3810,-48 3810,-48 3866,-48 3866,-48 3872,-48 3878,-54 3878,-60 3878,-60 3878,-72 3878,-72 3878,-78 3872,-84 3866,-84"/>
<text text-anchor="middle" x="3838" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_dptw_cache_mem_side -->
<g id="edge157" class="edge">
<title>board_cache_hierarchy_clusters04_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters04_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M3704.92,-174.19C3731.37,-163.43 3761.78,-148.61 3786,-130 3802.76,-117.13 3817.62,-97.9 3827.12,-84.07"/>
<polygon fill="black" stroke="black" points="3703.38,-171.03 3695.37,-177.97 3705.95,-177.54 3703.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters05_l1i_cache_mem_side -->
<g id="node182" class="node">
<title>board_cache_hierarchy_clusters05_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4076,-84C4076,-84 4020,-84 4020,-84 4014,-84 4008,-78 4008,-72 4008,-72 4008,-60 4008,-60 4008,-54 4014,-48 4020,-48 4020,-48 4076,-48 4076,-48 4082,-48 4088,-54 4088,-60 4088,-60 4088,-72 4088,-72 4088,-78 4082,-84 4076,-84"/>
<text text-anchor="middle" x="4048" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters05_l1d_cache_mem_side -->
<g id="node184" class="node">
<title>board_cache_hierarchy_clusters05_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4270,-84C4270,-84 4214,-84 4214,-84 4208,-84 4202,-78 4202,-72 4202,-72 4202,-60 4202,-60 4202,-54 4208,-48 4214,-48 4214,-48 4270,-48 4270,-48 4276,-48 4282,-54 4282,-60 4282,-60 4282,-72 4282,-72 4282,-78 4276,-84 4270,-84"/>
<text text-anchor="middle" x="4242" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters05_l2_cache_cpu_side -->
<g id="node185" class="node">
<title>board_cache_hierarchy_clusters05_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M4538.5,-344C4538.5,-344 4491.5,-344 4491.5,-344 4485.5,-344 4479.5,-338 4479.5,-332 4479.5,-332 4479.5,-320 4479.5,-320 4479.5,-314 4485.5,-308 4491.5,-308 4491.5,-308 4538.5,-308 4538.5,-308 4544.5,-308 4550.5,-314 4550.5,-320 4550.5,-320 4550.5,-332 4550.5,-332 4550.5,-338 4544.5,-344 4538.5,-344"/>
<text text-anchor="middle" x="4515" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters05_l2_bus_mem_side_ports -->
<g id="node188" class="node">
<title>board_cache_hierarchy_clusters05_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4352,-214C4352,-214 4258,-214 4258,-214 4252,-214 4246,-208 4246,-202 4246,-202 4246,-190 4246,-190 4246,-184 4252,-178 4258,-178 4258,-178 4352,-178 4352,-178 4358,-178 4364,-184 4364,-190 4364,-190 4364,-202 4364,-202 4364,-208 4358,-214 4352,-214"/>
<text text-anchor="middle" x="4305" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters05_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters05_l2_bus_mem_side_ports -->
<g id="edge158" class="edge">
<title>board_cache_hierarchy_clusters05_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters05_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4476.17,-303.06C4474.09,-302 4472.03,-300.98 4470,-300 4427.99,-279.75 4412.28,-285.13 4373,-260 4352.8,-247.08 4333.08,-227.85 4320.12,-214.04"/>
<polygon fill="black" stroke="black" points="4474.76,-306.28 4485.24,-307.83 4478.02,-300.08 4474.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports -->
<g id="node187" class="node">
<title>board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4478,-214C4478,-214 4394,-214 4394,-214 4388,-214 4382,-208 4382,-202 4382,-202 4382,-190 4382,-190 4382,-184 4388,-178 4394,-178 4394,-178 4478,-178 4478,-178 4484,-178 4490,-184 4490,-190 4490,-190 4490,-202 4490,-202 4490,-208 4484,-214 4478,-214"/>
<text text-anchor="middle" x="4436" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_l1i_cache_mem_side -->
<g id="edge160" class="edge">
<title>board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M4387.39,-174.42C4382.58,-172.77 4377.72,-171.26 4373,-170 4253.68,-138.12 4205.05,-191.6 4098,-130 4079.48,-119.34 4065.24,-98.92 4056.78,-84.21"/>
<polygon fill="black" stroke="black" points="4386.56,-177.84 4397.16,-177.95 4388.94,-171.26 4386.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_l1d_cache_mem_side -->
<g id="edge159" class="edge">
<title>board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M4386.05,-173.83C4347.74,-157.37 4300.08,-136.29 4292,-130 4275.59,-117.21 4261.34,-97.97 4252.3,-84.12"/>
<polygon fill="black" stroke="black" points="4384.99,-177.18 4395.56,-177.91 4387.74,-170.75 4384.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters05_iptw_cache_mem_side -->
<g id="node190" class="node">
<title>board_cache_hierarchy_clusters05_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4464,-84C4464,-84 4408,-84 4408,-84 4402,-84 4396,-78 4396,-72 4396,-72 4396,-60 4396,-60 4396,-54 4402,-48 4408,-48 4408,-48 4464,-48 4464,-48 4470,-48 4476,-54 4476,-60 4476,-60 4476,-72 4476,-72 4476,-78 4470,-84 4464,-84"/>
<text text-anchor="middle" x="4436" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_iptw_cache_mem_side -->
<g id="edge161" class="edge">
<title>board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M4436,-167.72C4436,-142.52 4436,-105.84 4436,-84.4"/>
<polygon fill="black" stroke="black" points="4432.5,-167.74 4436,-177.74 4439.5,-167.74 4432.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters05_dptw_cache_mem_side -->
<g id="node192" class="node">
<title>board_cache_hierarchy_clusters05_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4658,-84C4658,-84 4602,-84 4602,-84 4596,-84 4590,-78 4590,-72 4590,-72 4590,-60 4590,-60 4590,-54 4596,-48 4602,-48 4602,-48 4658,-48 4658,-48 4664,-48 4670,-54 4670,-60 4670,-60 4670,-72 4670,-72 4670,-78 4664,-84 4658,-84"/>
<text text-anchor="middle" x="4630" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_dptw_cache_mem_side -->
<g id="edge162" class="edge">
<title>board_cache_hierarchy_clusters05_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters05_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M4496.92,-174.19C4523.37,-163.43 4553.78,-148.61 4578,-130 4594.76,-117.13 4609.62,-97.9 4619.12,-84.07"/>
<polygon fill="black" stroke="black" points="4495.38,-171.03 4487.37,-177.97 4497.95,-177.54 4495.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters06_l1i_cache_mem_side -->
<g id="node194" class="node">
<title>board_cache_hierarchy_clusters06_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M4868,-84C4868,-84 4812,-84 4812,-84 4806,-84 4800,-78 4800,-72 4800,-72 4800,-60 4800,-60 4800,-54 4806,-48 4812,-48 4812,-48 4868,-48 4868,-48 4874,-48 4880,-54 4880,-60 4880,-60 4880,-72 4880,-72 4880,-78 4874,-84 4868,-84"/>
<text text-anchor="middle" x="4840" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters06_l1d_cache_mem_side -->
<g id="node196" class="node">
<title>board_cache_hierarchy_clusters06_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5062,-84C5062,-84 5006,-84 5006,-84 5000,-84 4994,-78 4994,-72 4994,-72 4994,-60 4994,-60 4994,-54 5000,-48 5006,-48 5006,-48 5062,-48 5062,-48 5068,-48 5074,-54 5074,-60 5074,-60 5074,-72 5074,-72 5074,-78 5068,-84 5062,-84"/>
<text text-anchor="middle" x="5034" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters06_l2_cache_cpu_side -->
<g id="node197" class="node">
<title>board_cache_hierarchy_clusters06_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M5330.5,-344C5330.5,-344 5283.5,-344 5283.5,-344 5277.5,-344 5271.5,-338 5271.5,-332 5271.5,-332 5271.5,-320 5271.5,-320 5271.5,-314 5277.5,-308 5283.5,-308 5283.5,-308 5330.5,-308 5330.5,-308 5336.5,-308 5342.5,-314 5342.5,-320 5342.5,-320 5342.5,-332 5342.5,-332 5342.5,-338 5336.5,-344 5330.5,-344"/>
<text text-anchor="middle" x="5307" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters06_l2_bus_mem_side_ports -->
<g id="node200" class="node">
<title>board_cache_hierarchy_clusters06_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5144,-214C5144,-214 5050,-214 5050,-214 5044,-214 5038,-208 5038,-202 5038,-202 5038,-190 5038,-190 5038,-184 5044,-178 5050,-178 5050,-178 5144,-178 5144,-178 5150,-178 5156,-184 5156,-190 5156,-190 5156,-202 5156,-202 5156,-208 5150,-214 5144,-214"/>
<text text-anchor="middle" x="5097" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters06_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters06_l2_bus_mem_side_ports -->
<g id="edge163" class="edge">
<title>board_cache_hierarchy_clusters06_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters06_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M5268.17,-303.06C5266.09,-302 5264.03,-300.98 5262,-300 5219.99,-279.75 5204.28,-285.13 5165,-260 5144.8,-247.08 5125.08,-227.85 5112.12,-214.04"/>
<polygon fill="black" stroke="black" points="5266.76,-306.28 5277.24,-307.83 5270.02,-300.08 5266.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports -->
<g id="node199" class="node">
<title>board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5270,-214C5270,-214 5186,-214 5186,-214 5180,-214 5174,-208 5174,-202 5174,-202 5174,-190 5174,-190 5174,-184 5180,-178 5186,-178 5186,-178 5270,-178 5270,-178 5276,-178 5282,-184 5282,-190 5282,-190 5282,-202 5282,-202 5282,-208 5276,-214 5270,-214"/>
<text text-anchor="middle" x="5228" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_l1i_cache_mem_side -->
<g id="edge165" class="edge">
<title>board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M5179.39,-174.42C5174.58,-172.77 5169.72,-171.26 5165,-170 5045.68,-138.12 4997.05,-191.6 4890,-130 4871.48,-119.34 4857.24,-98.92 4848.78,-84.21"/>
<polygon fill="black" stroke="black" points="5178.56,-177.84 5189.16,-177.95 5180.94,-171.26 5178.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_l1d_cache_mem_side -->
<g id="edge164" class="edge">
<title>board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M5178.05,-173.83C5139.74,-157.37 5092.08,-136.29 5084,-130 5067.59,-117.21 5053.34,-97.97 5044.3,-84.12"/>
<polygon fill="black" stroke="black" points="5176.99,-177.18 5187.56,-177.91 5179.74,-170.75 5176.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters06_iptw_cache_mem_side -->
<g id="node202" class="node">
<title>board_cache_hierarchy_clusters06_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5256,-84C5256,-84 5200,-84 5200,-84 5194,-84 5188,-78 5188,-72 5188,-72 5188,-60 5188,-60 5188,-54 5194,-48 5200,-48 5200,-48 5256,-48 5256,-48 5262,-48 5268,-54 5268,-60 5268,-60 5268,-72 5268,-72 5268,-78 5262,-84 5256,-84"/>
<text text-anchor="middle" x="5228" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_iptw_cache_mem_side -->
<g id="edge166" class="edge">
<title>board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M5228,-167.72C5228,-142.52 5228,-105.84 5228,-84.4"/>
<polygon fill="black" stroke="black" points="5224.5,-167.74 5228,-177.74 5231.5,-167.74 5224.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters06_dptw_cache_mem_side -->
<g id="node204" class="node">
<title>board_cache_hierarchy_clusters06_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5450,-84C5450,-84 5394,-84 5394,-84 5388,-84 5382,-78 5382,-72 5382,-72 5382,-60 5382,-60 5382,-54 5388,-48 5394,-48 5394,-48 5450,-48 5450,-48 5456,-48 5462,-54 5462,-60 5462,-60 5462,-72 5462,-72 5462,-78 5456,-84 5450,-84"/>
<text text-anchor="middle" x="5422" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_dptw_cache_mem_side -->
<g id="edge167" class="edge">
<title>board_cache_hierarchy_clusters06_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters06_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M5288.92,-174.19C5315.37,-163.43 5345.78,-148.61 5370,-130 5386.76,-117.13 5401.62,-97.9 5411.12,-84.07"/>
<polygon fill="black" stroke="black" points="5287.38,-171.03 5279.37,-177.97 5289.95,-177.54 5287.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters07_l1i_cache_mem_side -->
<g id="node206" class="node">
<title>board_cache_hierarchy_clusters07_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5660,-84C5660,-84 5604,-84 5604,-84 5598,-84 5592,-78 5592,-72 5592,-72 5592,-60 5592,-60 5592,-54 5598,-48 5604,-48 5604,-48 5660,-48 5660,-48 5666,-48 5672,-54 5672,-60 5672,-60 5672,-72 5672,-72 5672,-78 5666,-84 5660,-84"/>
<text text-anchor="middle" x="5632" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters07_l1d_cache_mem_side -->
<g id="node208" class="node">
<title>board_cache_hierarchy_clusters07_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M5854,-84C5854,-84 5798,-84 5798,-84 5792,-84 5786,-78 5786,-72 5786,-72 5786,-60 5786,-60 5786,-54 5792,-48 5798,-48 5798,-48 5854,-48 5854,-48 5860,-48 5866,-54 5866,-60 5866,-60 5866,-72 5866,-72 5866,-78 5860,-84 5854,-84"/>
<text text-anchor="middle" x="5826" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters07_l2_cache_cpu_side -->
<g id="node209" class="node">
<title>board_cache_hierarchy_clusters07_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6122.5,-344C6122.5,-344 6075.5,-344 6075.5,-344 6069.5,-344 6063.5,-338 6063.5,-332 6063.5,-332 6063.5,-320 6063.5,-320 6063.5,-314 6069.5,-308 6075.5,-308 6075.5,-308 6122.5,-308 6122.5,-308 6128.5,-308 6134.5,-314 6134.5,-320 6134.5,-320 6134.5,-332 6134.5,-332 6134.5,-338 6128.5,-344 6122.5,-344"/>
<text text-anchor="middle" x="6099" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters07_l2_bus_mem_side_ports -->
<g id="node212" class="node">
<title>board_cache_hierarchy_clusters07_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5936,-214C5936,-214 5842,-214 5842,-214 5836,-214 5830,-208 5830,-202 5830,-202 5830,-190 5830,-190 5830,-184 5836,-178 5842,-178 5842,-178 5936,-178 5936,-178 5942,-178 5948,-184 5948,-190 5948,-190 5948,-202 5948,-202 5948,-208 5942,-214 5936,-214"/>
<text text-anchor="middle" x="5889" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters07_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters07_l2_bus_mem_side_ports -->
<g id="edge168" class="edge">
<title>board_cache_hierarchy_clusters07_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters07_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M6060.17,-303.06C6058.09,-302 6056.03,-300.98 6054,-300 6011.99,-279.75 5996.28,-285.13 5957,-260 5936.8,-247.08 5917.08,-227.85 5904.12,-214.04"/>
<polygon fill="black" stroke="black" points="6058.76,-306.28 6069.24,-307.83 6062.02,-300.08 6058.76,-306.28"/>
</g>
<!-- board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports -->
<g id="node211" class="node">
<title>board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6062,-214C6062,-214 5978,-214 5978,-214 5972,-214 5966,-208 5966,-202 5966,-202 5966,-190 5966,-190 5966,-184 5972,-178 5978,-178 5978,-178 6062,-178 6062,-178 6068,-178 6074,-184 6074,-190 6074,-190 6074,-202 6074,-202 6074,-208 6068,-214 6062,-214"/>
<text text-anchor="middle" x="6020" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_l1i_cache_mem_side -->
<g id="edge170" class="edge">
<title>board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M5971.39,-174.42C5966.58,-172.77 5961.72,-171.26 5957,-170 5837.68,-138.12 5789.05,-191.6 5682,-130 5663.48,-119.34 5649.24,-98.92 5640.78,-84.21"/>
<polygon fill="black" stroke="black" points="5970.56,-177.84 5981.16,-177.95 5972.94,-171.26 5970.56,-177.84"/>
</g>
<!-- board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_l1d_cache_mem_side -->
<g id="edge169" class="edge">
<title>board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M5970.05,-173.83C5931.74,-157.37 5884.08,-136.29 5876,-130 5859.59,-117.21 5845.34,-97.97 5836.3,-84.12"/>
<polygon fill="black" stroke="black" points="5968.99,-177.18 5979.56,-177.91 5971.74,-170.75 5968.99,-177.18"/>
</g>
<!-- board_cache_hierarchy_clusters07_iptw_cache_mem_side -->
<g id="node214" class="node">
<title>board_cache_hierarchy_clusters07_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6048,-84C6048,-84 5992,-84 5992,-84 5986,-84 5980,-78 5980,-72 5980,-72 5980,-60 5980,-60 5980,-54 5986,-48 5992,-48 5992,-48 6048,-48 6048,-48 6054,-48 6060,-54 6060,-60 6060,-60 6060,-72 6060,-72 6060,-78 6054,-84 6048,-84"/>
<text text-anchor="middle" x="6020" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_iptw_cache_mem_side -->
<g id="edge171" class="edge">
<title>board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M6020,-167.72C6020,-142.52 6020,-105.84 6020,-84.4"/>
<polygon fill="black" stroke="black" points="6016.5,-167.74 6020,-177.74 6023.5,-167.74 6016.5,-167.74"/>
</g>
<!-- board_cache_hierarchy_clusters07_dptw_cache_mem_side -->
<g id="node216" class="node">
<title>board_cache_hierarchy_clusters07_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6242,-84C6242,-84 6186,-84 6186,-84 6180,-84 6174,-78 6174,-72 6174,-72 6174,-60 6174,-60 6174,-54 6180,-48 6186,-48 6186,-48 6242,-48 6242,-48 6248,-48 6254,-54 6254,-60 6254,-60 6254,-72 6254,-72 6254,-78 6248,-84 6242,-84"/>
<text text-anchor="middle" x="6214" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_dptw_cache_mem_side -->
<g id="edge172" class="edge">
<title>board_cache_hierarchy_clusters07_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters07_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M6080.92,-174.19C6107.37,-163.43 6137.78,-148.61 6162,-130 6178.76,-117.13 6193.62,-97.9 6203.12,-84.07"/>
<polygon fill="black" stroke="black" points="6079.38,-171.03 6071.37,-177.97 6081.95,-177.54 6079.38,-171.03"/>
</g>
<!-- board_cache_hierarchy_clusters08_l1i_cache_mem_side -->
<g id="node218" class="node">
<title>board_cache_hierarchy_clusters08_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6452,-84C6452,-84 6396,-84 6396,-84 6390,-84 6384,-78 6384,-72 6384,-72 6384,-60 6384,-60 6384,-54 6390,-48 6396,-48 6396,-48 6452,-48 6452,-48 6458,-48 6464,-54 6464,-60 6464,-60 6464,-72 6464,-72 6464,-78 6458,-84 6452,-84"/>
<text text-anchor="middle" x="6424" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters08_l1d_cache_mem_side -->
<g id="node220" class="node">
<title>board_cache_hierarchy_clusters08_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6646,-84C6646,-84 6590,-84 6590,-84 6584,-84 6578,-78 6578,-72 6578,-72 6578,-60 6578,-60 6578,-54 6584,-48 6590,-48 6590,-48 6646,-48 6646,-48 6652,-48 6658,-54 6658,-60 6658,-60 6658,-72 6658,-72 6658,-78 6652,-84 6646,-84"/>
<text text-anchor="middle" x="6618" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters08_l2_cache_cpu_side -->
<g id="node221" class="node">
<title>board_cache_hierarchy_clusters08_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M6622.5,-344C6622.5,-344 6575.5,-344 6575.5,-344 6569.5,-344 6563.5,-338 6563.5,-332 6563.5,-332 6563.5,-320 6563.5,-320 6563.5,-314 6569.5,-308 6575.5,-308 6575.5,-308 6622.5,-308 6622.5,-308 6628.5,-308 6634.5,-314 6634.5,-320 6634.5,-320 6634.5,-332 6634.5,-332 6634.5,-338 6628.5,-344 6622.5,-344"/>
<text text-anchor="middle" x="6599" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters08_l2_bus_mem_side_ports -->
<g id="node224" class="node">
<title>board_cache_hierarchy_clusters08_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6646,-214C6646,-214 6552,-214 6552,-214 6546,-214 6540,-208 6540,-202 6540,-202 6540,-190 6540,-190 6540,-184 6546,-178 6552,-178 6552,-178 6646,-178 6646,-178 6652,-178 6658,-184 6658,-190 6658,-190 6658,-202 6658,-202 6658,-208 6652,-214 6646,-214"/>
<text text-anchor="middle" x="6599" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters08_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters08_l2_bus_mem_side_ports -->
<g id="edge173" class="edge">
<title>board_cache_hierarchy_clusters08_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters08_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M6599,-297.72C6599,-272.52 6599,-235.84 6599,-214.4"/>
<polygon fill="black" stroke="black" points="6595.5,-297.74 6599,-307.74 6602.5,-297.74 6595.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports -->
<g id="node223" class="node">
<title>board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M6772,-214C6772,-214 6688,-214 6688,-214 6682,-214 6676,-208 6676,-202 6676,-202 6676,-190 6676,-190 6676,-184 6682,-178 6688,-178 6688,-178 6772,-178 6772,-178 6778,-178 6784,-184 6784,-190 6784,-190 6784,-202 6784,-202 6784,-208 6778,-214 6772,-214"/>
<text text-anchor="middle" x="6730" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_l1i_cache_mem_side -->
<g id="edge175" class="edge">
<title>board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M6680.33,-174.37C6675.85,-172.79 6671.37,-171.31 6667,-170 6583.08,-144.86 6548.58,-175.95 6474,-130 6455.93,-118.87 6441.69,-98.74 6433.1,-84.23"/>
<polygon fill="black" stroke="black" points="6679.44,-177.77 6690.04,-177.94 6681.86,-171.2 6679.44,-177.77"/>
</g>
<!-- board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_l1d_cache_mem_side -->
<g id="edge174" class="edge">
<title>board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M6705.46,-170.33C6693.84,-158.39 6679.93,-143.7 6668,-130 6654.89,-114.94 6640.82,-97.05 6630.96,-84.19"/>
<polygon fill="black" stroke="black" points="6703.22,-173.05 6712.72,-177.75 6708.22,-168.15 6703.22,-173.05"/>
</g>
<!-- board_cache_hierarchy_clusters08_iptw_cache_mem_side -->
<g id="node226" class="node">
<title>board_cache_hierarchy_clusters08_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M6840,-84C6840,-84 6784,-84 6784,-84 6778,-84 6772,-78 6772,-72 6772,-72 6772,-60 6772,-60 6772,-54 6778,-48 6784,-48 6784,-48 6840,-48 6840,-48 6846,-48 6852,-54 6852,-60 6852,-60 6852,-72 6852,-72 6852,-78 6846,-84 6840,-84"/>
<text text-anchor="middle" x="6812" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_iptw_cache_mem_side -->
<g id="edge176" class="edge">
<title>board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M6746.62,-169.06C6762.78,-143.83 6786.87,-106.22 6800.85,-84.4"/>
<polygon fill="black" stroke="black" points="6743.51,-167.43 6741.06,-177.74 6749.4,-171.21 6743.51,-167.43"/>
</g>
<!-- board_cache_hierarchy_clusters08_dptw_cache_mem_side -->
<g id="node228" class="node">
<title>board_cache_hierarchy_clusters08_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M7034,-84C7034,-84 6978,-84 6978,-84 6972,-84 6966,-78 6966,-72 6966,-72 6966,-60 6966,-60 6966,-54 6972,-48 6978,-48 6978,-48 7034,-48 7034,-48 7040,-48 7046,-54 7046,-60 7046,-60 7046,-72 7046,-72 7046,-78 7040,-84 7034,-84"/>
<text text-anchor="middle" x="7006" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_dptw_cache_mem_side -->
<g id="edge177" class="edge">
<title>board_cache_hierarchy_clusters08_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters08_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M6794.58,-186.7C6841.8,-178.26 6905.77,-161.71 6954,-130 6971.89,-118.24 6986.77,-98.43 6995.96,-84.16"/>
<polygon fill="black" stroke="black" points="6793.73,-183.29 6784.46,-188.43 6794.91,-190.19 6793.73,-183.29"/>
</g>
<!-- board_cache_hierarchy_clusters09_l1i_cache_mem_side -->
<g id="node230" class="node">
<title>board_cache_hierarchy_clusters09_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M7244,-84C7244,-84 7188,-84 7188,-84 7182,-84 7176,-78 7176,-72 7176,-72 7176,-60 7176,-60 7176,-54 7182,-48 7188,-48 7188,-48 7244,-48 7244,-48 7250,-48 7256,-54 7256,-60 7256,-60 7256,-72 7256,-72 7256,-78 7250,-84 7244,-84"/>
<text text-anchor="middle" x="7216" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters09_l1d_cache_mem_side -->
<g id="node232" class="node">
<title>board_cache_hierarchy_clusters09_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M7438,-84C7438,-84 7382,-84 7382,-84 7376,-84 7370,-78 7370,-72 7370,-72 7370,-60 7370,-60 7370,-54 7376,-48 7382,-48 7382,-48 7438,-48 7438,-48 7444,-48 7450,-54 7450,-60 7450,-60 7450,-72 7450,-72 7450,-78 7444,-84 7438,-84"/>
<text text-anchor="middle" x="7410" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters09_l2_cache_cpu_side -->
<g id="node233" class="node">
<title>board_cache_hierarchy_clusters09_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M7333.5,-344C7333.5,-344 7286.5,-344 7286.5,-344 7280.5,-344 7274.5,-338 7274.5,-332 7274.5,-332 7274.5,-320 7274.5,-320 7274.5,-314 7280.5,-308 7286.5,-308 7286.5,-308 7333.5,-308 7333.5,-308 7339.5,-308 7345.5,-314 7345.5,-320 7345.5,-320 7345.5,-332 7345.5,-332 7345.5,-338 7339.5,-344 7333.5,-344"/>
<text text-anchor="middle" x="7310" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters09_l2_bus_mem_side_ports -->
<g id="node236" class="node">
<title>board_cache_hierarchy_clusters09_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7357,-214C7357,-214 7263,-214 7263,-214 7257,-214 7251,-208 7251,-202 7251,-202 7251,-190 7251,-190 7251,-184 7257,-178 7263,-178 7263,-178 7357,-178 7357,-178 7363,-178 7369,-184 7369,-190 7369,-190 7369,-202 7369,-202 7369,-208 7363,-214 7357,-214"/>
<text text-anchor="middle" x="7310" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters09_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters09_l2_bus_mem_side_ports -->
<g id="edge178" class="edge">
<title>board_cache_hierarchy_clusters09_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters09_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M7310,-297.72C7310,-272.52 7310,-235.84 7310,-214.4"/>
<polygon fill="black" stroke="black" points="7306.5,-297.74 7310,-307.74 7313.5,-297.74 7306.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports -->
<g id="node235" class="node">
<title>board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7483,-214C7483,-214 7399,-214 7399,-214 7393,-214 7387,-208 7387,-202 7387,-202 7387,-190 7387,-190 7387,-184 7393,-178 7399,-178 7399,-178 7483,-178 7483,-178 7489,-178 7495,-184 7495,-190 7495,-190 7495,-202 7495,-202 7495,-208 7489,-214 7483,-214"/>
<text text-anchor="middle" x="7441" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_l1i_cache_mem_side -->
<g id="edge180" class="edge">
<title>board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M7389.27,-174.3C7385.46,-172.83 7381.67,-171.38 7378,-170 7328.54,-151.36 7308.97,-160.78 7266,-130 7248.97,-117.8 7234.73,-98.27 7225.86,-84.19"/>
<polygon fill="black" stroke="black" points="7388.13,-177.62 7398.72,-177.99 7390.67,-171.1 7388.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_l1d_cache_mem_side -->
<g id="edge179" class="edge">
<title>board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M7434.39,-167.72C7428.29,-142.52 7419.41,-105.84 7414.21,-84.4"/>
<polygon fill="black" stroke="black" points="7431.06,-168.84 7436.82,-177.74 7437.87,-167.19 7431.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters09_iptw_cache_mem_side -->
<g id="node238" class="node">
<title>board_cache_hierarchy_clusters09_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M7632,-84C7632,-84 7576,-84 7576,-84 7570,-84 7564,-78 7564,-72 7564,-72 7564,-60 7564,-60 7564,-54 7570,-48 7576,-48 7576,-48 7632,-48 7632,-48 7638,-48 7644,-54 7644,-60 7644,-60 7644,-72 7644,-72 7644,-78 7638,-84 7632,-84"/>
<text text-anchor="middle" x="7604" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_iptw_cache_mem_side -->
<g id="edge181" class="edge">
<title>board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M7486.43,-173.09C7507.51,-161.79 7532.23,-146.83 7552,-130 7567.87,-116.49 7582.66,-97.72 7592.38,-84.19"/>
<polygon fill="black" stroke="black" points="7484.56,-170.12 7477.33,-177.87 7487.81,-176.32 7484.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters09_dptw_cache_mem_side -->
<g id="node240" class="node">
<title>board_cache_hierarchy_clusters09_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M7826,-84C7826,-84 7770,-84 7770,-84 7764,-84 7758,-78 7758,-72 7758,-72 7758,-60 7758,-60 7758,-54 7764,-48 7770,-48 7770,-48 7826,-48 7826,-48 7832,-48 7838,-54 7838,-60 7838,-60 7838,-72 7838,-72 7838,-78 7832,-84 7826,-84"/>
<text text-anchor="middle" x="7798" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_dptw_cache_mem_side -->
<g id="edge182" class="edge">
<title>board_cache_hierarchy_clusters09_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters09_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M7505.17,-193.46C7570.19,-189.25 7671.53,-175.19 7746,-130 7764.43,-118.82 7779.31,-98.7 7788.35,-84.21"/>
<polygon fill="black" stroke="black" points="7504.84,-189.98 7495.06,-194.06 7505.25,-196.96 7504.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters10_l1i_cache_mem_side -->
<g id="node242" class="node">
<title>board_cache_hierarchy_clusters10_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8036,-84C8036,-84 7980,-84 7980,-84 7974,-84 7968,-78 7968,-72 7968,-72 7968,-60 7968,-60 7968,-54 7974,-48 7980,-48 7980,-48 8036,-48 8036,-48 8042,-48 8048,-54 8048,-60 8048,-60 8048,-72 8048,-72 8048,-78 8042,-84 8036,-84"/>
<text text-anchor="middle" x="8008" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters10_l1d_cache_mem_side -->
<g id="node244" class="node">
<title>board_cache_hierarchy_clusters10_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8230,-84C8230,-84 8174,-84 8174,-84 8168,-84 8162,-78 8162,-72 8162,-72 8162,-60 8162,-60 8162,-54 8168,-48 8174,-48 8174,-48 8230,-48 8230,-48 8236,-48 8242,-54 8242,-60 8242,-60 8242,-72 8242,-72 8242,-78 8236,-84 8230,-84"/>
<text text-anchor="middle" x="8202" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters10_l2_cache_cpu_side -->
<g id="node245" class="node">
<title>board_cache_hierarchy_clusters10_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8125.5,-344C8125.5,-344 8078.5,-344 8078.5,-344 8072.5,-344 8066.5,-338 8066.5,-332 8066.5,-332 8066.5,-320 8066.5,-320 8066.5,-314 8072.5,-308 8078.5,-308 8078.5,-308 8125.5,-308 8125.5,-308 8131.5,-308 8137.5,-314 8137.5,-320 8137.5,-320 8137.5,-332 8137.5,-332 8137.5,-338 8131.5,-344 8125.5,-344"/>
<text text-anchor="middle" x="8102" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters10_l2_bus_mem_side_ports -->
<g id="node248" class="node">
<title>board_cache_hierarchy_clusters10_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8149,-214C8149,-214 8055,-214 8055,-214 8049,-214 8043,-208 8043,-202 8043,-202 8043,-190 8043,-190 8043,-184 8049,-178 8055,-178 8055,-178 8149,-178 8149,-178 8155,-178 8161,-184 8161,-190 8161,-190 8161,-202 8161,-202 8161,-208 8155,-214 8149,-214"/>
<text text-anchor="middle" x="8102" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters10_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters10_l2_bus_mem_side_ports -->
<g id="edge183" class="edge">
<title>board_cache_hierarchy_clusters10_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters10_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M8102,-297.72C8102,-272.52 8102,-235.84 8102,-214.4"/>
<polygon fill="black" stroke="black" points="8098.5,-297.74 8102,-307.74 8105.5,-297.74 8098.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports -->
<g id="node247" class="node">
<title>board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8275,-214C8275,-214 8191,-214 8191,-214 8185,-214 8179,-208 8179,-202 8179,-202 8179,-190 8179,-190 8179,-184 8185,-178 8191,-178 8191,-178 8275,-178 8275,-178 8281,-178 8287,-184 8287,-190 8287,-190 8287,-202 8287,-202 8287,-208 8281,-214 8275,-214"/>
<text text-anchor="middle" x="8233" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_l1i_cache_mem_side -->
<g id="edge185" class="edge">
<title>board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M8181.27,-174.3C8177.46,-172.83 8173.67,-171.38 8170,-170 8120.54,-151.36 8100.97,-160.78 8058,-130 8040.97,-117.8 8026.73,-98.27 8017.86,-84.19"/>
<polygon fill="black" stroke="black" points="8180.13,-177.62 8190.72,-177.99 8182.67,-171.1 8180.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_l1d_cache_mem_side -->
<g id="edge184" class="edge">
<title>board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M8226.39,-167.72C8220.29,-142.52 8211.41,-105.84 8206.21,-84.4"/>
<polygon fill="black" stroke="black" points="8223.06,-168.84 8228.82,-177.74 8229.87,-167.19 8223.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters10_iptw_cache_mem_side -->
<g id="node250" class="node">
<title>board_cache_hierarchy_clusters10_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8424,-84C8424,-84 8368,-84 8368,-84 8362,-84 8356,-78 8356,-72 8356,-72 8356,-60 8356,-60 8356,-54 8362,-48 8368,-48 8368,-48 8424,-48 8424,-48 8430,-48 8436,-54 8436,-60 8436,-60 8436,-72 8436,-72 8436,-78 8430,-84 8424,-84"/>
<text text-anchor="middle" x="8396" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_iptw_cache_mem_side -->
<g id="edge186" class="edge">
<title>board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M8278.43,-173.09C8299.51,-161.79 8324.23,-146.83 8344,-130 8359.87,-116.49 8374.66,-97.72 8384.38,-84.19"/>
<polygon fill="black" stroke="black" points="8276.56,-170.12 8269.33,-177.87 8279.81,-176.32 8276.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters10_dptw_cache_mem_side -->
<g id="node252" class="node">
<title>board_cache_hierarchy_clusters10_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8618,-84C8618,-84 8562,-84 8562,-84 8556,-84 8550,-78 8550,-72 8550,-72 8550,-60 8550,-60 8550,-54 8556,-48 8562,-48 8562,-48 8618,-48 8618,-48 8624,-48 8630,-54 8630,-60 8630,-60 8630,-72 8630,-72 8630,-78 8624,-84 8618,-84"/>
<text text-anchor="middle" x="8590" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_dptw_cache_mem_side -->
<g id="edge187" class="edge">
<title>board_cache_hierarchy_clusters10_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters10_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M8297.17,-193.46C8362.19,-189.25 8463.53,-175.19 8538,-130 8556.43,-118.82 8571.31,-98.7 8580.35,-84.21"/>
<polygon fill="black" stroke="black" points="8296.84,-189.98 8287.06,-194.06 8297.25,-196.96 8296.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters11_l1i_cache_mem_side -->
<g id="node254" class="node">
<title>board_cache_hierarchy_clusters11_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M8828,-84C8828,-84 8772,-84 8772,-84 8766,-84 8760,-78 8760,-72 8760,-72 8760,-60 8760,-60 8760,-54 8766,-48 8772,-48 8772,-48 8828,-48 8828,-48 8834,-48 8840,-54 8840,-60 8840,-60 8840,-72 8840,-72 8840,-78 8834,-84 8828,-84"/>
<text text-anchor="middle" x="8800" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters11_l1d_cache_mem_side -->
<g id="node256" class="node">
<title>board_cache_hierarchy_clusters11_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M9022,-84C9022,-84 8966,-84 8966,-84 8960,-84 8954,-78 8954,-72 8954,-72 8954,-60 8954,-60 8954,-54 8960,-48 8966,-48 8966,-48 9022,-48 9022,-48 9028,-48 9034,-54 9034,-60 9034,-60 9034,-72 9034,-72 9034,-78 9028,-84 9022,-84"/>
<text text-anchor="middle" x="8994" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters11_l2_cache_cpu_side -->
<g id="node257" class="node">
<title>board_cache_hierarchy_clusters11_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M8917.5,-344C8917.5,-344 8870.5,-344 8870.5,-344 8864.5,-344 8858.5,-338 8858.5,-332 8858.5,-332 8858.5,-320 8858.5,-320 8858.5,-314 8864.5,-308 8870.5,-308 8870.5,-308 8917.5,-308 8917.5,-308 8923.5,-308 8929.5,-314 8929.5,-320 8929.5,-320 8929.5,-332 8929.5,-332 8929.5,-338 8923.5,-344 8917.5,-344"/>
<text text-anchor="middle" x="8894" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters11_l2_bus_mem_side_ports -->
<g id="node260" class="node">
<title>board_cache_hierarchy_clusters11_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M8941,-214C8941,-214 8847,-214 8847,-214 8841,-214 8835,-208 8835,-202 8835,-202 8835,-190 8835,-190 8835,-184 8841,-178 8847,-178 8847,-178 8941,-178 8941,-178 8947,-178 8953,-184 8953,-190 8953,-190 8953,-202 8953,-202 8953,-208 8947,-214 8941,-214"/>
<text text-anchor="middle" x="8894" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters11_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters11_l2_bus_mem_side_ports -->
<g id="edge188" class="edge">
<title>board_cache_hierarchy_clusters11_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters11_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M8894,-297.72C8894,-272.52 8894,-235.84 8894,-214.4"/>
<polygon fill="black" stroke="black" points="8890.5,-297.74 8894,-307.74 8897.5,-297.74 8890.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports -->
<g id="node259" class="node">
<title>board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M9067,-214C9067,-214 8983,-214 8983,-214 8977,-214 8971,-208 8971,-202 8971,-202 8971,-190 8971,-190 8971,-184 8977,-178 8983,-178 8983,-178 9067,-178 9067,-178 9073,-178 9079,-184 9079,-190 9079,-190 9079,-202 9079,-202 9079,-208 9073,-214 9067,-214"/>
<text text-anchor="middle" x="9025" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_l1i_cache_mem_side -->
<g id="edge190" class="edge">
<title>board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M8973.27,-174.3C8969.46,-172.83 8965.67,-171.38 8962,-170 8912.54,-151.36 8892.97,-160.78 8850,-130 8832.97,-117.8 8818.73,-98.27 8809.86,-84.19"/>
<polygon fill="black" stroke="black" points="8972.13,-177.62 8982.72,-177.99 8974.67,-171.1 8972.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_l1d_cache_mem_side -->
<g id="edge189" class="edge">
<title>board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M9018.39,-167.72C9012.29,-142.52 9003.41,-105.84 8998.21,-84.4"/>
<polygon fill="black" stroke="black" points="9015.06,-168.84 9020.82,-177.74 9021.87,-167.19 9015.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters11_iptw_cache_mem_side -->
<g id="node262" class="node">
<title>board_cache_hierarchy_clusters11_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M9216,-84C9216,-84 9160,-84 9160,-84 9154,-84 9148,-78 9148,-72 9148,-72 9148,-60 9148,-60 9148,-54 9154,-48 9160,-48 9160,-48 9216,-48 9216,-48 9222,-48 9228,-54 9228,-60 9228,-60 9228,-72 9228,-72 9228,-78 9222,-84 9216,-84"/>
<text text-anchor="middle" x="9188" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_iptw_cache_mem_side -->
<g id="edge191" class="edge">
<title>board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M9070.43,-173.09C9091.51,-161.79 9116.23,-146.83 9136,-130 9151.87,-116.49 9166.66,-97.72 9176.38,-84.19"/>
<polygon fill="black" stroke="black" points="9068.56,-170.12 9061.33,-177.87 9071.81,-176.32 9068.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters11_dptw_cache_mem_side -->
<g id="node264" class="node">
<title>board_cache_hierarchy_clusters11_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M9410,-84C9410,-84 9354,-84 9354,-84 9348,-84 9342,-78 9342,-72 9342,-72 9342,-60 9342,-60 9342,-54 9348,-48 9354,-48 9354,-48 9410,-48 9410,-48 9416,-48 9422,-54 9422,-60 9422,-60 9422,-72 9422,-72 9422,-78 9416,-84 9410,-84"/>
<text text-anchor="middle" x="9382" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_dptw_cache_mem_side -->
<g id="edge192" class="edge">
<title>board_cache_hierarchy_clusters11_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters11_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M9089.17,-193.46C9154.19,-189.25 9255.53,-175.19 9330,-130 9348.43,-118.82 9363.31,-98.7 9372.35,-84.21"/>
<polygon fill="black" stroke="black" points="9088.84,-189.98 9079.06,-194.06 9089.25,-196.96 9088.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters12_l1i_cache_mem_side -->
<g id="node266" class="node">
<title>board_cache_hierarchy_clusters12_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M9620,-84C9620,-84 9564,-84 9564,-84 9558,-84 9552,-78 9552,-72 9552,-72 9552,-60 9552,-60 9552,-54 9558,-48 9564,-48 9564,-48 9620,-48 9620,-48 9626,-48 9632,-54 9632,-60 9632,-60 9632,-72 9632,-72 9632,-78 9626,-84 9620,-84"/>
<text text-anchor="middle" x="9592" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters12_l1d_cache_mem_side -->
<g id="node268" class="node">
<title>board_cache_hierarchy_clusters12_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M9814,-84C9814,-84 9758,-84 9758,-84 9752,-84 9746,-78 9746,-72 9746,-72 9746,-60 9746,-60 9746,-54 9752,-48 9758,-48 9758,-48 9814,-48 9814,-48 9820,-48 9826,-54 9826,-60 9826,-60 9826,-72 9826,-72 9826,-78 9820,-84 9814,-84"/>
<text text-anchor="middle" x="9786" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters12_l2_cache_cpu_side -->
<g id="node269" class="node">
<title>board_cache_hierarchy_clusters12_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M9709.5,-344C9709.5,-344 9662.5,-344 9662.5,-344 9656.5,-344 9650.5,-338 9650.5,-332 9650.5,-332 9650.5,-320 9650.5,-320 9650.5,-314 9656.5,-308 9662.5,-308 9662.5,-308 9709.5,-308 9709.5,-308 9715.5,-308 9721.5,-314 9721.5,-320 9721.5,-320 9721.5,-332 9721.5,-332 9721.5,-338 9715.5,-344 9709.5,-344"/>
<text text-anchor="middle" x="9686" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters12_l2_bus_mem_side_ports -->
<g id="node272" class="node">
<title>board_cache_hierarchy_clusters12_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M9733,-214C9733,-214 9639,-214 9639,-214 9633,-214 9627,-208 9627,-202 9627,-202 9627,-190 9627,-190 9627,-184 9633,-178 9639,-178 9639,-178 9733,-178 9733,-178 9739,-178 9745,-184 9745,-190 9745,-190 9745,-202 9745,-202 9745,-208 9739,-214 9733,-214"/>
<text text-anchor="middle" x="9686" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters12_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters12_l2_bus_mem_side_ports -->
<g id="edge193" class="edge">
<title>board_cache_hierarchy_clusters12_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters12_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M9686,-297.72C9686,-272.52 9686,-235.84 9686,-214.4"/>
<polygon fill="black" stroke="black" points="9682.5,-297.74 9686,-307.74 9689.5,-297.74 9682.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports -->
<g id="node271" class="node">
<title>board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M9859,-214C9859,-214 9775,-214 9775,-214 9769,-214 9763,-208 9763,-202 9763,-202 9763,-190 9763,-190 9763,-184 9769,-178 9775,-178 9775,-178 9859,-178 9859,-178 9865,-178 9871,-184 9871,-190 9871,-190 9871,-202 9871,-202 9871,-208 9865,-214 9859,-214"/>
<text text-anchor="middle" x="9817" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_l1i_cache_mem_side -->
<g id="edge195" class="edge">
<title>board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M9765.27,-174.3C9761.46,-172.83 9757.67,-171.38 9754,-170 9704.54,-151.36 9684.97,-160.78 9642,-130 9624.97,-117.8 9610.73,-98.27 9601.86,-84.19"/>
<polygon fill="black" stroke="black" points="9764.13,-177.62 9774.72,-177.99 9766.67,-171.1 9764.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_l1d_cache_mem_side -->
<g id="edge194" class="edge">
<title>board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M9810.39,-167.72C9804.29,-142.52 9795.41,-105.84 9790.21,-84.4"/>
<polygon fill="black" stroke="black" points="9807.06,-168.84 9812.82,-177.74 9813.87,-167.19 9807.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters12_iptw_cache_mem_side -->
<g id="node274" class="node">
<title>board_cache_hierarchy_clusters12_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10008,-84C10008,-84 9952,-84 9952,-84 9946,-84 9940,-78 9940,-72 9940,-72 9940,-60 9940,-60 9940,-54 9946,-48 9952,-48 9952,-48 10008,-48 10008,-48 10014,-48 10020,-54 10020,-60 10020,-60 10020,-72 10020,-72 10020,-78 10014,-84 10008,-84"/>
<text text-anchor="middle" x="9980" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_iptw_cache_mem_side -->
<g id="edge196" class="edge">
<title>board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M9862.43,-173.09C9883.51,-161.79 9908.23,-146.83 9928,-130 9943.87,-116.49 9958.66,-97.72 9968.38,-84.19"/>
<polygon fill="black" stroke="black" points="9860.56,-170.12 9853.33,-177.87 9863.81,-176.32 9860.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters12_dptw_cache_mem_side -->
<g id="node276" class="node">
<title>board_cache_hierarchy_clusters12_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10202,-84C10202,-84 10146,-84 10146,-84 10140,-84 10134,-78 10134,-72 10134,-72 10134,-60 10134,-60 10134,-54 10140,-48 10146,-48 10146,-48 10202,-48 10202,-48 10208,-48 10214,-54 10214,-60 10214,-60 10214,-72 10214,-72 10214,-78 10208,-84 10202,-84"/>
<text text-anchor="middle" x="10174" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_dptw_cache_mem_side -->
<g id="edge197" class="edge">
<title>board_cache_hierarchy_clusters12_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters12_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M9881.17,-193.46C9946.19,-189.25 10047.53,-175.19 10122,-130 10140.43,-118.82 10155.31,-98.7 10164.35,-84.21"/>
<polygon fill="black" stroke="black" points="9880.84,-189.98 9871.06,-194.06 9881.25,-196.96 9880.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters13_l1i_cache_mem_side -->
<g id="node278" class="node">
<title>board_cache_hierarchy_clusters13_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10412,-84C10412,-84 10356,-84 10356,-84 10350,-84 10344,-78 10344,-72 10344,-72 10344,-60 10344,-60 10344,-54 10350,-48 10356,-48 10356,-48 10412,-48 10412,-48 10418,-48 10424,-54 10424,-60 10424,-60 10424,-72 10424,-72 10424,-78 10418,-84 10412,-84"/>
<text text-anchor="middle" x="10384" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters13_l1d_cache_mem_side -->
<g id="node280" class="node">
<title>board_cache_hierarchy_clusters13_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10606,-84C10606,-84 10550,-84 10550,-84 10544,-84 10538,-78 10538,-72 10538,-72 10538,-60 10538,-60 10538,-54 10544,-48 10550,-48 10550,-48 10606,-48 10606,-48 10612,-48 10618,-54 10618,-60 10618,-60 10618,-72 10618,-72 10618,-78 10612,-84 10606,-84"/>
<text text-anchor="middle" x="10578" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters13_l2_cache_cpu_side -->
<g id="node281" class="node">
<title>board_cache_hierarchy_clusters13_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M10501.5,-344C10501.5,-344 10454.5,-344 10454.5,-344 10448.5,-344 10442.5,-338 10442.5,-332 10442.5,-332 10442.5,-320 10442.5,-320 10442.5,-314 10448.5,-308 10454.5,-308 10454.5,-308 10501.5,-308 10501.5,-308 10507.5,-308 10513.5,-314 10513.5,-320 10513.5,-320 10513.5,-332 10513.5,-332 10513.5,-338 10507.5,-344 10501.5,-344"/>
<text text-anchor="middle" x="10478" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters13_l2_bus_mem_side_ports -->
<g id="node284" class="node">
<title>board_cache_hierarchy_clusters13_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M10525,-214C10525,-214 10431,-214 10431,-214 10425,-214 10419,-208 10419,-202 10419,-202 10419,-190 10419,-190 10419,-184 10425,-178 10431,-178 10431,-178 10525,-178 10525,-178 10531,-178 10537,-184 10537,-190 10537,-190 10537,-202 10537,-202 10537,-208 10531,-214 10525,-214"/>
<text text-anchor="middle" x="10478" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters13_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters13_l2_bus_mem_side_ports -->
<g id="edge198" class="edge">
<title>board_cache_hierarchy_clusters13_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters13_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M10478,-297.72C10478,-272.52 10478,-235.84 10478,-214.4"/>
<polygon fill="black" stroke="black" points="10474.5,-297.74 10478,-307.74 10481.5,-297.74 10474.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports -->
<g id="node283" class="node">
<title>board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M10651,-214C10651,-214 10567,-214 10567,-214 10561,-214 10555,-208 10555,-202 10555,-202 10555,-190 10555,-190 10555,-184 10561,-178 10567,-178 10567,-178 10651,-178 10651,-178 10657,-178 10663,-184 10663,-190 10663,-190 10663,-202 10663,-202 10663,-208 10657,-214 10651,-214"/>
<text text-anchor="middle" x="10609" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_l1i_cache_mem_side -->
<g id="edge200" class="edge">
<title>board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M10557.27,-174.3C10553.46,-172.83 10549.67,-171.38 10546,-170 10496.54,-151.36 10476.97,-160.78 10434,-130 10416.97,-117.8 10402.73,-98.27 10393.86,-84.19"/>
<polygon fill="black" stroke="black" points="10556.13,-177.62 10566.72,-177.99 10558.67,-171.1 10556.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_l1d_cache_mem_side -->
<g id="edge199" class="edge">
<title>board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M10602.39,-167.72C10596.29,-142.52 10587.41,-105.84 10582.21,-84.4"/>
<polygon fill="black" stroke="black" points="10599.06,-168.84 10604.82,-177.74 10605.87,-167.19 10599.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters13_iptw_cache_mem_side -->
<g id="node286" class="node">
<title>board_cache_hierarchy_clusters13_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10800,-84C10800,-84 10744,-84 10744,-84 10738,-84 10732,-78 10732,-72 10732,-72 10732,-60 10732,-60 10732,-54 10738,-48 10744,-48 10744,-48 10800,-48 10800,-48 10806,-48 10812,-54 10812,-60 10812,-60 10812,-72 10812,-72 10812,-78 10806,-84 10800,-84"/>
<text text-anchor="middle" x="10772" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_iptw_cache_mem_side -->
<g id="edge201" class="edge">
<title>board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M10654.43,-173.09C10675.51,-161.79 10700.23,-146.83 10720,-130 10735.87,-116.49 10750.66,-97.72 10760.38,-84.19"/>
<polygon fill="black" stroke="black" points="10652.56,-170.12 10645.33,-177.87 10655.81,-176.32 10652.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters13_dptw_cache_mem_side -->
<g id="node288" class="node">
<title>board_cache_hierarchy_clusters13_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M10994,-84C10994,-84 10938,-84 10938,-84 10932,-84 10926,-78 10926,-72 10926,-72 10926,-60 10926,-60 10926,-54 10932,-48 10938,-48 10938,-48 10994,-48 10994,-48 11000,-48 11006,-54 11006,-60 11006,-60 11006,-72 11006,-72 11006,-78 11000,-84 10994,-84"/>
<text text-anchor="middle" x="10966" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_dptw_cache_mem_side -->
<g id="edge202" class="edge">
<title>board_cache_hierarchy_clusters13_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters13_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M10673.17,-193.46C10738.19,-189.25 10839.53,-175.19 10914,-130 10932.43,-118.82 10947.31,-98.7 10956.35,-84.21"/>
<polygon fill="black" stroke="black" points="10672.84,-189.98 10663.06,-194.06 10673.25,-196.96 10672.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters14_l1i_cache_mem_side -->
<g id="node290" class="node">
<title>board_cache_hierarchy_clusters14_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11204,-84C11204,-84 11148,-84 11148,-84 11142,-84 11136,-78 11136,-72 11136,-72 11136,-60 11136,-60 11136,-54 11142,-48 11148,-48 11148,-48 11204,-48 11204,-48 11210,-48 11216,-54 11216,-60 11216,-60 11216,-72 11216,-72 11216,-78 11210,-84 11204,-84"/>
<text text-anchor="middle" x="11176" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters14_l1d_cache_mem_side -->
<g id="node292" class="node">
<title>board_cache_hierarchy_clusters14_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11398,-84C11398,-84 11342,-84 11342,-84 11336,-84 11330,-78 11330,-72 11330,-72 11330,-60 11330,-60 11330,-54 11336,-48 11342,-48 11342,-48 11398,-48 11398,-48 11404,-48 11410,-54 11410,-60 11410,-60 11410,-72 11410,-72 11410,-78 11404,-84 11398,-84"/>
<text text-anchor="middle" x="11370" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters14_l2_cache_cpu_side -->
<g id="node293" class="node">
<title>board_cache_hierarchy_clusters14_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M11293.5,-344C11293.5,-344 11246.5,-344 11246.5,-344 11240.5,-344 11234.5,-338 11234.5,-332 11234.5,-332 11234.5,-320 11234.5,-320 11234.5,-314 11240.5,-308 11246.5,-308 11246.5,-308 11293.5,-308 11293.5,-308 11299.5,-308 11305.5,-314 11305.5,-320 11305.5,-320 11305.5,-332 11305.5,-332 11305.5,-338 11299.5,-344 11293.5,-344"/>
<text text-anchor="middle" x="11270" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters14_l2_bus_mem_side_ports -->
<g id="node296" class="node">
<title>board_cache_hierarchy_clusters14_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M11317,-214C11317,-214 11223,-214 11223,-214 11217,-214 11211,-208 11211,-202 11211,-202 11211,-190 11211,-190 11211,-184 11217,-178 11223,-178 11223,-178 11317,-178 11317,-178 11323,-178 11329,-184 11329,-190 11329,-190 11329,-202 11329,-202 11329,-208 11323,-214 11317,-214"/>
<text text-anchor="middle" x="11270" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters14_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters14_l2_bus_mem_side_ports -->
<g id="edge203" class="edge">
<title>board_cache_hierarchy_clusters14_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters14_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M11270,-297.72C11270,-272.52 11270,-235.84 11270,-214.4"/>
<polygon fill="black" stroke="black" points="11266.5,-297.74 11270,-307.74 11273.5,-297.74 11266.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports -->
<g id="node295" class="node">
<title>board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M11443,-214C11443,-214 11359,-214 11359,-214 11353,-214 11347,-208 11347,-202 11347,-202 11347,-190 11347,-190 11347,-184 11353,-178 11359,-178 11359,-178 11443,-178 11443,-178 11449,-178 11455,-184 11455,-190 11455,-190 11455,-202 11455,-202 11455,-208 11449,-214 11443,-214"/>
<text text-anchor="middle" x="11401" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_l1i_cache_mem_side -->
<g id="edge205" class="edge">
<title>board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M11349.27,-174.3C11345.46,-172.83 11341.67,-171.38 11338,-170 11288.54,-151.36 11268.97,-160.78 11226,-130 11208.97,-117.8 11194.73,-98.27 11185.86,-84.19"/>
<polygon fill="black" stroke="black" points="11348.13,-177.62 11358.72,-177.99 11350.67,-171.1 11348.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_l1d_cache_mem_side -->
<g id="edge204" class="edge">
<title>board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M11394.39,-167.72C11388.29,-142.52 11379.41,-105.84 11374.21,-84.4"/>
<polygon fill="black" stroke="black" points="11391.06,-168.84 11396.82,-177.74 11397.87,-167.19 11391.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters14_iptw_cache_mem_side -->
<g id="node298" class="node">
<title>board_cache_hierarchy_clusters14_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11592,-84C11592,-84 11536,-84 11536,-84 11530,-84 11524,-78 11524,-72 11524,-72 11524,-60 11524,-60 11524,-54 11530,-48 11536,-48 11536,-48 11592,-48 11592,-48 11598,-48 11604,-54 11604,-60 11604,-60 11604,-72 11604,-72 11604,-78 11598,-84 11592,-84"/>
<text text-anchor="middle" x="11564" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_iptw_cache_mem_side -->
<g id="edge206" class="edge">
<title>board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M11446.43,-173.09C11467.51,-161.79 11492.23,-146.83 11512,-130 11527.87,-116.49 11542.66,-97.72 11552.38,-84.19"/>
<polygon fill="black" stroke="black" points="11444.56,-170.12 11437.33,-177.87 11447.81,-176.32 11444.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters14_dptw_cache_mem_side -->
<g id="node300" class="node">
<title>board_cache_hierarchy_clusters14_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11786,-84C11786,-84 11730,-84 11730,-84 11724,-84 11718,-78 11718,-72 11718,-72 11718,-60 11718,-60 11718,-54 11724,-48 11730,-48 11730,-48 11786,-48 11786,-48 11792,-48 11798,-54 11798,-60 11798,-60 11798,-72 11798,-72 11798,-78 11792,-84 11786,-84"/>
<text text-anchor="middle" x="11758" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_dptw_cache_mem_side -->
<g id="edge207" class="edge">
<title>board_cache_hierarchy_clusters14_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters14_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M11465.17,-193.46C11530.19,-189.25 11631.53,-175.19 11706,-130 11724.43,-118.82 11739.31,-98.7 11748.35,-84.21"/>
<polygon fill="black" stroke="black" points="11464.84,-189.98 11455.06,-194.06 11465.25,-196.96 11464.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_clusters15_l1i_cache_mem_side -->
<g id="node302" class="node">
<title>board_cache_hierarchy_clusters15_l1i_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M11996,-84C11996,-84 11940,-84 11940,-84 11934,-84 11928,-78 11928,-72 11928,-72 11928,-60 11928,-60 11928,-54 11934,-48 11940,-48 11940,-48 11996,-48 11996,-48 12002,-48 12008,-54 12008,-60 12008,-60 12008,-72 12008,-72 12008,-78 12002,-84 11996,-84"/>
<text text-anchor="middle" x="11968" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters15_l1d_cache_mem_side -->
<g id="node304" class="node">
<title>board_cache_hierarchy_clusters15_l1d_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M12190,-84C12190,-84 12134,-84 12134,-84 12128,-84 12122,-78 12122,-72 12122,-72 12122,-60 12122,-60 12122,-54 12128,-48 12134,-48 12134,-48 12190,-48 12190,-48 12196,-48 12202,-54 12202,-60 12202,-60 12202,-72 12202,-72 12202,-78 12196,-84 12190,-84"/>
<text text-anchor="middle" x="12162" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters15_l2_cache_cpu_side -->
<g id="node305" class="node">
<title>board_cache_hierarchy_clusters15_l2_cache_cpu_side</title>
<path fill="#6a6863" stroke="#000000" d="M12085.5,-344C12085.5,-344 12038.5,-344 12038.5,-344 12032.5,-344 12026.5,-338 12026.5,-332 12026.5,-332 12026.5,-320 12026.5,-320 12026.5,-314 12032.5,-308 12038.5,-308 12038.5,-308 12085.5,-308 12085.5,-308 12091.5,-308 12097.5,-314 12097.5,-320 12097.5,-320 12097.5,-332 12097.5,-332 12097.5,-338 12091.5,-344 12085.5,-344"/>
<text text-anchor="middle" x="12062" y="-322.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_clusters15_l2_bus_mem_side_ports -->
<g id="node308" class="node">
<title>board_cache_hierarchy_clusters15_l2_bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M12109,-214C12109,-214 12015,-214 12015,-214 12009,-214 12003,-208 12003,-202 12003,-202 12003,-190 12003,-190 12003,-184 12009,-178 12015,-178 12015,-178 12109,-178 12109,-178 12115,-178 12121,-184 12121,-190 12121,-190 12121,-202 12121,-202 12121,-208 12115,-214 12109,-214"/>
<text text-anchor="middle" x="12062" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters15_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters15_l2_bus_mem_side_ports -->
<g id="edge208" class="edge">
<title>board_cache_hierarchy_clusters15_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_clusters15_l2_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M12062,-297.72C12062,-272.52 12062,-235.84 12062,-214.4"/>
<polygon fill="black" stroke="black" points="12058.5,-297.74 12062,-307.74 12065.5,-297.74 12058.5,-297.74"/>
</g>
<!-- board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports -->
<g id="node307" class="node">
<title>board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M12235,-214C12235,-214 12151,-214 12151,-214 12145,-214 12139,-208 12139,-202 12139,-202 12139,-190 12139,-190 12139,-184 12145,-178 12151,-178 12151,-178 12235,-178 12235,-178 12241,-178 12247,-184 12247,-190 12247,-190 12247,-202 12247,-202 12247,-208 12241,-214 12235,-214"/>
<text text-anchor="middle" x="12193" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_l1i_cache_mem_side -->
<g id="edge210" class="edge">
<title>board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_l1i_cache_mem_side</title>
<path fill="none" stroke="black" d="M12141.27,-174.3C12137.46,-172.83 12133.67,-171.38 12130,-170 12080.54,-151.36 12060.97,-160.78 12018,-130 12000.97,-117.8 11986.73,-98.27 11977.86,-84.19"/>
<polygon fill="black" stroke="black" points="12140.13,-177.62 12150.72,-177.99 12142.67,-171.1 12140.13,-177.62"/>
</g>
<!-- board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_l1d_cache_mem_side -->
<g id="edge209" class="edge">
<title>board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_l1d_cache_mem_side</title>
<path fill="none" stroke="black" d="M12186.39,-167.72C12180.29,-142.52 12171.41,-105.84 12166.21,-84.4"/>
<polygon fill="black" stroke="black" points="12183.06,-168.84 12188.82,-177.74 12189.87,-167.19 12183.06,-168.84"/>
</g>
<!-- board_cache_hierarchy_clusters15_iptw_cache_mem_side -->
<g id="node310" class="node">
<title>board_cache_hierarchy_clusters15_iptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M12384,-84C12384,-84 12328,-84 12328,-84 12322,-84 12316,-78 12316,-72 12316,-72 12316,-60 12316,-60 12316,-54 12322,-48 12328,-48 12328,-48 12384,-48 12384,-48 12390,-48 12396,-54 12396,-60 12396,-60 12396,-72 12396,-72 12396,-78 12390,-84 12384,-84"/>
<text text-anchor="middle" x="12356" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_iptw_cache_mem_side -->
<g id="edge211" class="edge">
<title>board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_iptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M12238.43,-173.09C12259.51,-161.79 12284.23,-146.83 12304,-130 12319.87,-116.49 12334.66,-97.72 12344.38,-84.19"/>
<polygon fill="black" stroke="black" points="12236.56,-170.12 12229.33,-177.87 12239.81,-176.32 12236.56,-170.12"/>
</g>
<!-- board_cache_hierarchy_clusters15_dptw_cache_mem_side -->
<g id="node312" class="node">
<title>board_cache_hierarchy_clusters15_dptw_cache_mem_side</title>
<path fill="#6a6863" stroke="#000000" d="M12578,-84C12578,-84 12522,-84 12522,-84 12516,-84 12510,-78 12510,-72 12510,-72 12510,-60 12510,-60 12510,-54 12516,-48 12522,-48 12522,-48 12578,-48 12578,-48 12584,-48 12590,-54 12590,-60 12590,-60 12590,-72 12590,-72 12590,-78 12584,-84 12578,-84"/>
<text text-anchor="middle" x="12550" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_dptw_cache_mem_side -->
<g id="edge212" class="edge">
<title>board_cache_hierarchy_clusters15_l2_bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_clusters15_dptw_cache_mem_side</title>
<path fill="none" stroke="black" d="M12257.17,-193.46C12322.19,-189.25 12423.53,-175.19 12498,-130 12516.43,-118.82 12531.31,-98.7 12540.35,-84.21"/>
<polygon fill="black" stroke="black" points="12256.84,-189.98 12247.06,-194.06 12257.25,-196.96 12256.84,-189.98"/>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side -->
<g id="node313" class="node">
<title>board_cache_hierarchy_l3_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M7167.5,-618C7167.5,-618 7120.5,-618 7120.5,-618 7114.5,-618 7108.5,-612 7108.5,-606 7108.5,-606 7108.5,-594 7108.5,-594 7108.5,-588 7114.5,-582 7120.5,-582 7120.5,-582 7167.5,-582 7167.5,-582 7173.5,-582 7179.5,-588 7179.5,-594 7179.5,-594 7179.5,-606 7179.5,-606 7179.5,-612 7173.5,-618 7167.5,-618"/>
<text text-anchor="middle" x="7144" y="-596.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports -->
<g id="edge213" class="edge">
<title>board_cache_hierarchy_l3_cache_cpu_side&#45;&gt;board_cache_hierarchy_l3_bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M7117.67,-575.84C7111.87,-571.88 7105.5,-568.31 7099,-566 6961.23,-517.16 6576.75,-590.65 6442,-534 6419,-524.33 6398.93,-503.28 6386.66,-488.17"/>
<polygon fill="black" stroke="black" points="7115.61,-578.67 7125.73,-581.82 7119.78,-573.05 7115.61,-578.67"/>
</g>
</g>
</svg>
