#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x288bac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x288bc50 .scope module, "tb" "tb" 3 34;
 .timescale -12 -12;
L_0x28bb4e0 .functor NOT 1, L_0x28bbdb0, C4<0>, C4<0>, C4<0>;
L_0x28bbb30 .functor XOR 1, L_0x28bb910, L_0x28bba60, C4<0>, C4<0>;
L_0x28bbca0 .functor XOR 1, L_0x28bbb30, L_0x28bbbd0, C4<0>, C4<0>;
v0x28ba8d0_0 .net *"_ivl_10", 0 0, L_0x28bbbd0;  1 drivers
v0x28ba9d0_0 .net *"_ivl_12", 0 0, L_0x28bbca0;  1 drivers
v0x28baab0_0 .net *"_ivl_2", 0 0, L_0x28bb850;  1 drivers
v0x28bab70_0 .net *"_ivl_4", 0 0, L_0x28bb910;  1 drivers
v0x28bac50_0 .net *"_ivl_6", 0 0, L_0x28bba60;  1 drivers
v0x28bad80_0 .net *"_ivl_8", 0 0, L_0x28bbb30;  1 drivers
v0x28bae60_0 .var "clk", 0 0;
v0x28baf00_0 .net "in", 255 0, v0x28ba010_0;  1 drivers
v0x28bafa0_0 .net "out_dut", 0 0, L_0x28bb790;  1 drivers
v0x28bb070_0 .net "out_ref", 0 0, L_0x28bb5d0;  1 drivers
v0x28bb140_0 .net "sel", 7 0, v0x28ba0d0_0;  1 drivers
v0x28bb1e0_0 .var/2u "stats1", 159 0;
v0x28bb2a0_0 .var/2u "strobe", 0 0;
v0x28bb360_0 .net "tb_match", 0 0, L_0x28bbdb0;  1 drivers
v0x28bb420_0 .net "tb_mismatch", 0 0, L_0x28bb4e0;  1 drivers
L_0x28bb850 .concat [ 1 0 0 0], L_0x28bb5d0;
L_0x28bb910 .concat [ 1 0 0 0], L_0x28bb5d0;
L_0x28bba60 .concat [ 1 0 0 0], L_0x28bb790;
L_0x28bbbd0 .concat [ 1 0 0 0], L_0x28bb5d0;
L_0x28bbdb0 .cmp/eeq 1, L_0x28bb850, L_0x28bbca0;
S_0x286aa40 .scope module, "good1" "reference_module" 3 75, 3 4 0, S_0x288bc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 256 "in";
    .port_info 1 /INPUT 8 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x2889ea0_0 .net "in", 255 0, v0x28ba010_0;  alias, 1 drivers
v0x2889f40_0 .net "out", 0 0, L_0x28bb5d0;  alias, 1 drivers
v0x28b98b0_0 .net "sel", 7 0, v0x28ba0d0_0;  alias, 1 drivers
L_0x28bb5d0 .part/v v0x28ba010_0, v0x28ba0d0_0, 1;
S_0x28b99f0 .scope module, "stim1" "stimulus_gen" 3 70, 3 15 0, S_0x288bc50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 256 "in";
    .port_info 2 /OUTPUT 8 "sel";
v0x28b9f30_0 .net "clk", 0 0, v0x28bae60_0;  1 drivers
v0x28ba010_0 .var "in", 255 0;
v0x28ba0d0_0 .var "sel", 7 0;
E_0x2893b30 .event negedge, v0x28b9f30_0;
E_0x2894290/0 .event negedge, v0x28b9f30_0;
E_0x2894290/1 .event posedge, v0x28b9f30_0;
E_0x2894290 .event/or E_0x2894290/0, E_0x2894290/1;
S_0x28b9c30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 22, 3 22 0, S_0x28b99f0;
 .timescale -12 -12;
v0x28b9e30_0 .var/2s "i", 31 0;
S_0x28ba1b0 .scope module, "top_module1" "top_module" 3 80, 4 1 0, S_0x288bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 256 "in";
    .port_info 1 /INPUT 8 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x28ba390_0 .net "in", 255 0, v0x28ba010_0;  alias, 1 drivers
v0x28ba4a0_0 .net "out", 0 0, L_0x28bb790;  alias, 1 drivers
v0x28ba560_0 .net "sel", 7 0, v0x28ba0d0_0;  alias, 1 drivers
L_0x28bb790 .part/v v0x28ba010_0, v0x28ba0d0_0, 1;
S_0x28ba6d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0x288bc50;
 .timescale -12 -12;
E_0x2893fe0 .event anyedge, v0x28bb2a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28bb2a0_0;
    %nor/r;
    %assign/vec4 v0x28bb2a0_0, 0;
    %wait E_0x2893fe0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28b99f0;
T_1 ;
    %wait E_0x2894290;
    %fork t_1, S_0x28b9c30;
    %jmp t_0;
    .scope S_0x28b9c30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28b9e30_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v0x28b9e30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 3 23 "$random" 32 {0 0 0};
    %ix/load 5, 0, 0;
    %load/vec4 v0x28b9e30_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x28ba010_0, 4, 5;
T_1.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b9e30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28b9e30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %end;
    .scope S_0x28b99f0;
t_0 %join;
    %vpi_func 3 24 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x28ba0d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28b99f0;
T_2 ;
    %pushi/vec4 1000, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2893b30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x288bc50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28bae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28bb2a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x288bc50;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x28bae60_0;
    %inv;
    %store/vec4 v0x28bae60_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x288bc50;
T_5 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28b9f30_0, v0x28bb420_0, v0x28baf00_0, v0x28bb140_0, v0x28bb070_0, v0x28bafa0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x288bc50;
T_6 ;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x288bc50;
T_7 ;
    %wait E_0x2894290;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28bb1e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb1e0_0, 4, 32;
    %load/vec4 v0x28bb360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb1e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28bb1e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb1e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x28bb070_0;
    %load/vec4 v0x28bb070_0;
    %load/vec4 v0x28bafa0_0;
    %xor;
    %load/vec4 v0x28bb070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb1e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x28bb1e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb1e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mux256to1/mux256to1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/mux256to1/iter0/response25/top_module.sv";
