// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module test_hmac_sha256_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_AND_ONE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mergeKipadStrm_dout,
        mergeKipadStrm_empty_n,
        mergeKipadStrm_read,
        mergeKipadStrm_num_data_valid,
        mergeKipadStrm_fifo_cap,
        p_cast,
        len,
        b_16_out,
        b_16_out_ap_vld,
        b_15_out,
        b_15_out_ap_vld,
        b_14_out,
        b_14_out_ap_vld,
        b_13_out,
        b_13_out_ap_vld,
        b_12_out,
        b_12_out_ap_vld,
        b_11_out,
        b_11_out_ap_vld,
        b_10_out,
        b_10_out_ap_vld,
        b_9_out,
        b_9_out_ap_vld,
        b_8_out,
        b_8_out_ap_vld,
        b_7_out,
        b_7_out_ap_vld,
        b_6_out,
        b_6_out_ap_vld,
        b_5_out,
        b_5_out_ap_vld,
        b_4_out,
        b_4_out_ap_vld,
        b_out,
        b_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] mergeKipadStrm_dout;
input   mergeKipadStrm_empty_n;
output   mergeKipadStrm_read;
input  [7:0] mergeKipadStrm_num_data_valid;
input  [7:0] mergeKipadStrm_fifo_cap;
input  [3:0] p_cast;
input  [1:0] len;
output  [31:0] b_16_out;
output   b_16_out_ap_vld;
output  [31:0] b_15_out;
output   b_15_out_ap_vld;
output  [31:0] b_14_out;
output   b_14_out_ap_vld;
output  [31:0] b_13_out;
output   b_13_out_ap_vld;
output  [31:0] b_12_out;
output   b_12_out_ap_vld;
output  [31:0] b_11_out;
output   b_11_out_ap_vld;
output  [31:0] b_10_out;
output   b_10_out_ap_vld;
output  [31:0] b_9_out;
output   b_9_out_ap_vld;
output  [31:0] b_8_out;
output   b_8_out_ap_vld;
output  [31:0] b_7_out;
output   b_7_out_ap_vld;
output  [31:0] b_6_out;
output   b_6_out_ap_vld;
output  [31:0] b_5_out;
output   b_5_out_ap_vld;
output  [31:0] b_4_out;
output   b_4_out_ap_vld;
output  [31:0] b_out;
output   b_out_ap_vld;

reg ap_idle;
reg mergeKipadStrm_read;
reg b_16_out_ap_vld;
reg b_15_out_ap_vld;
reg b_14_out_ap_vld;
reg b_13_out_ap_vld;
reg b_12_out_ap_vld;
reg b_11_out_ap_vld;
reg b_10_out_ap_vld;
reg b_9_out_ap_vld;
reg b_8_out_ap_vld;
reg b_7_out_ap_vld;
reg b_6_out_ap_vld;
reg b_5_out_ap_vld;
reg b_4_out_ap_vld;
reg b_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln162_reg_1071;
reg   [0:0] icmp_ln170_reg_1075;
wire   [1:0] len_read_reg_1060;
reg    ap_predicate_op46_read_state2;
reg    ap_predicate_op78_read_state2;
reg    ap_predicate_op137_read_state2;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln160_fu_338_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mergeKipadStrm_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [3:0] i_1_reg_1064;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln162_fu_350_p2;
wire   [0:0] icmp_ln170_fu_356_p2;
reg   [3:0] i_fu_134;
wire   [3:0] add_ln160_fu_344_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage0;
reg   [31:0] b_fu_138;
wire   [31:0] b_2_fu_371_p4;
wire   [31:0] b_1_fu_455_p3;
wire   [31:0] b_18_fu_607_p5;
wire   [31:0] l_27_fu_768_p5;
reg   [31:0] b_16_fu_142;
reg   [31:0] b_4_fu_146;
reg   [31:0] b_5_fu_150;
reg   [31:0] b_6_fu_154;
reg   [31:0] b_7_fu_158;
reg   [31:0] b_8_fu_162;
reg   [31:0] b_9_fu_166;
reg   [31:0] b_10_fu_170;
reg   [31:0] b_11_fu_174;
reg   [31:0] b_12_fu_178;
reg   [31:0] b_13_fu_182;
reg   [31:0] b_14_fu_186;
reg   [31:0] b_15_fu_190;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [7:0] trunc_ln187_fu_367_p1;
wire   [7:0] grp_fu_310_p4;
wire   [7:0] trunc_ln181_fu_451_p1;
wire   [7:0] trunc_ln192_fu_603_p1;
wire   [7:0] grp_fu_320_p4;
wire   [7:0] empty_fu_754_p1;
wire   [7:0] p_s_fu_758_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_45;
reg    ap_condition_51;
reg    ap_condition_176;
reg    ap_condition_58;
reg    ap_condition_649;
reg    ap_condition_664;
reg    ap_condition_667;
reg    ap_condition_670;
reg    ap_condition_673;
reg    ap_condition_676;
reg    ap_condition_208;
reg    ap_condition_216;
reg    ap_condition_223;
reg    ap_condition_230;
reg    ap_condition_241;
reg    ap_condition_165;
reg    ap_condition_691;
reg    ap_condition_694;
reg    ap_condition_697;
reg    ap_condition_700;
reg    ap_condition_703;
reg    ap_condition_706;
reg    ap_condition_167;
reg    ap_condition_171;
reg    ap_condition_177;
reg    ap_condition_180;
reg    ap_condition_195;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_134 = 4'd0;
#0 b_fu_138 = 32'd0;
#0 b_16_fu_142 = 32'd0;
#0 b_4_fu_146 = 32'd0;
#0 b_5_fu_150 = 32'd0;
#0 b_6_fu_154 = 32'd0;
#0 b_7_fu_158 = 32'd0;
#0 b_8_fu_162 = 32'd0;
#0 b_9_fu_166 = 32'd0;
#0 b_10_fu_170 = 32'd0;
#0 b_11_fu_174 = 32'd0;
#0 b_12_fu_178 = 32'd0;
#0 b_13_fu_182 = 32'd0;
#0 b_14_fu_186 = 32'd0;
#0 b_15_fu_190 = 32'd0;
#0 ap_done_reg = 1'b0;
end

test_hmac_sha256_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_649)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_10_fu_170 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_10_fu_170 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_10_fu_170 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_10_fu_170 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_10_fu_170 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_10_fu_170 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_664)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_11_fu_174 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_11_fu_174 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_11_fu_174 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_11_fu_174 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_11_fu_174 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_11_fu_174 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_667)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_12_fu_178 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_12_fu_178 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_12_fu_178 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_12_fu_178 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_12_fu_178 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_12_fu_178 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_670)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_13_fu_182 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_13_fu_182 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_13_fu_182 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_13_fu_182 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_13_fu_182 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_13_fu_182 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_673)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_14_fu_186 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_14_fu_186 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_14_fu_186 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_14_fu_186 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_14_fu_186 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_14_fu_186 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_676)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_15_fu_190 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_15_fu_190 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_15_fu_190 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_15_fu_190 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_15_fu_190 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_15_fu_190 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((1'b1 == ap_condition_241)) begin
                        b_16_fu_142[7] <= 1'b0;
            b_16_fu_142[8] <= 1'b0;
            b_16_fu_142[9] <= 1'b0;
            b_16_fu_142[10] <= 1'b0;
            b_16_fu_142[11] <= 1'b0;
            b_16_fu_142[12] <= 1'b0;
            b_16_fu_142[13] <= 1'b0;
            b_16_fu_142[14] <= 1'b0;
            b_16_fu_142[15] <= 1'b0;
            b_16_fu_142[16] <= 1'b0;
            b_16_fu_142[17] <= 1'b0;
            b_16_fu_142[18] <= 1'b0;
            b_16_fu_142[19] <= 1'b0;
            b_16_fu_142[20] <= 1'b0;
            b_16_fu_142[21] <= 1'b0;
            b_16_fu_142[22] <= 1'b0;
            b_16_fu_142[23] <= 1'b0;
            b_16_fu_142[24] <= 1'b0;
            b_16_fu_142[25] <= 1'b0;
            b_16_fu_142[26] <= 1'b0;
            b_16_fu_142[27] <= 1'b0;
            b_16_fu_142[28] <= 1'b0;
            b_16_fu_142[29] <= 1'b0;
            b_16_fu_142[30] <= 1'b0;
            b_16_fu_142[31] <= 1'b0;
        end else if ((1'b1 == ap_condition_230)) begin
                        b_16_fu_142[31 : 7] <= b_18_fu_607_p5[31 : 7];
        end else if ((1'b1 == ap_condition_223)) begin
                        b_16_fu_142[7] <= 1'b0;
            b_16_fu_142[8] <= 1'b0;
            b_16_fu_142[9] <= 1'b0;
            b_16_fu_142[10] <= 1'b0;
            b_16_fu_142[11] <= 1'b0;
            b_16_fu_142[12] <= 1'b0;
            b_16_fu_142[13] <= 1'b0;
            b_16_fu_142[14] <= 1'b0;
            b_16_fu_142[15] <= 1'b0;
            b_16_fu_142[16] <= 1'b0;
            b_16_fu_142[17] <= 1'b0;
            b_16_fu_142[18] <= 1'b0;
            b_16_fu_142[19] <= 1'b0;
            b_16_fu_142[20] <= 1'b0;
            b_16_fu_142[21] <= 1'b0;
            b_16_fu_142[22] <= 1'b0;
            b_16_fu_142[23] <= 1'b0;
            b_16_fu_142[24] <= 1'b0;
            b_16_fu_142[25] <= 1'b0;
            b_16_fu_142[26] <= 1'b0;
            b_16_fu_142[27] <= 1'b0;
            b_16_fu_142[28] <= 1'b0;
            b_16_fu_142[29] <= 1'b0;
            b_16_fu_142[30] <= 1'b0;
            b_16_fu_142[31] <= 1'b1;
        end else if ((1'b1 == ap_condition_216)) begin
                        b_16_fu_142[31 : 7] <= b_1_fu_455_p3[31 : 7];
        end else if ((1'b1 == ap_condition_208)) begin
                        b_16_fu_142[31 : 7] <= b_2_fu_371_p4[31 : 7];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_691)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_4_fu_146 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_4_fu_146 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_4_fu_146 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_4_fu_146 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_4_fu_146 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_4_fu_146 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_694)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_5_fu_150 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_5_fu_150 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_5_fu_150 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_5_fu_150 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_5_fu_150 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_5_fu_150 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_697)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_6_fu_154 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_6_fu_154 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_6_fu_154 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_6_fu_154 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_6_fu_154 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_6_fu_154 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_700)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_7_fu_158 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_7_fu_158 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_7_fu_158 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_7_fu_158 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_7_fu_158 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_7_fu_158 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_703)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_8_fu_162 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_8_fu_162 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_8_fu_162 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_8_fu_162 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_8_fu_162 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_8_fu_162 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_706)) begin
        if ((icmp_ln162_reg_1071 == 1'd1)) begin
            b_9_fu_166 <= l_27_fu_768_p5;
        end else if (((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0))) begin
            b_9_fu_166 <= 32'd0;
        end else if ((1'b1 == ap_condition_58)) begin
            b_9_fu_166 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_176)) begin
            b_9_fu_166 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_51)) begin
            b_9_fu_166 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_45)) begin
            b_9_fu_166 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_165)) begin
        if ((1'b1 == ap_condition_195)) begin
            b_fu_138 <= l_27_fu_768_p5;
        end else if ((1'b1 == ap_condition_180)) begin
            b_fu_138 <= b_18_fu_607_p5;
        end else if ((1'b1 == ap_condition_177)) begin
            b_fu_138 <= 32'd2147483648;
        end else if ((1'b1 == ap_condition_171)) begin
            b_fu_138 <= b_1_fu_455_p3;
        end else if ((1'b1 == ap_condition_167)) begin
            b_fu_138 <= b_2_fu_371_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln160_fu_338_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_134 <= add_ln160_fu_344_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_134 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_1064 <= ap_sig_allocacmp_i_1;
        icmp_ln162_reg_1071 <= icmp_ln162_fu_350_p2;
        icmp_ln170_reg_1075 <= icmp_ln170_fu_356_p2;
    end
end

always @ (*) begin
    if (((icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_134;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_10_out_ap_vld = 1'b1;
    end else begin
        b_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_11_out_ap_vld = 1'b1;
    end else begin
        b_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_12_out_ap_vld = 1'b1;
    end else begin
        b_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_13_out_ap_vld = 1'b1;
    end else begin
        b_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_14_out_ap_vld = 1'b1;
    end else begin
        b_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_15_out_ap_vld = 1'b1;
    end else begin
        b_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_16_out_ap_vld = 1'b1;
    end else begin
        b_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_4_out_ap_vld = 1'b1;
    end else begin
        b_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_5_out_ap_vld = 1'b1;
    end else begin
        b_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_6_out_ap_vld = 1'b1;
    end else begin
        b_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_7_out_ap_vld = 1'b1;
    end else begin
        b_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_8_out_ap_vld = 1'b1;
    end else begin
        b_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_9_out_ap_vld = 1'b1;
    end else begin
        b_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln160_fu_338_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_out_ap_vld = 1'b1;
    end else begin
        b_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln162_reg_1071 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op137_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op78_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op46_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mergeKipadStrm_blk_n = mergeKipadStrm_empty_n;
    end else begin
        mergeKipadStrm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln162_reg_1071 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op137_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op78_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op46_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mergeKipadStrm_read = 1'b1;
    end else begin
        mergeKipadStrm_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln160_fu_344_p2 = (ap_sig_allocacmp_i_1 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = (((icmp_ln162_reg_1071 == 1'd1) & (mergeKipadStrm_empty_n == 1'b0)) | ((ap_predicate_op137_read_state2 == 1'b1) & (mergeKipadStrm_empty_n == 1'b0)) | ((ap_predicate_op78_read_state2 == 1'b1) & (mergeKipadStrm_empty_n == 1'b0)) | ((ap_predicate_op46_read_state2 == 1'b1) & (mergeKipadStrm_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_165 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_167 = ((len == 2'd2) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd0));
end

always @ (*) begin
    ap_condition_171 = ((len == 2'd1) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd0));
end

always @ (*) begin
    ap_condition_176 = ((len_read_reg_1060 == 2'd0) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_condition_177 = ((len_read_reg_1060 == 2'd0) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd0));
end

always @ (*) begin
    ap_condition_180 = ((len == 2'd3) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd0));
end

always @ (*) begin
    ap_condition_195 = (((((icmp_ln162_reg_1071 == 1'd1) & (i_1_reg_1064 == 4'd14)) | ((icmp_ln162_reg_1071 == 1'd1) & (i_1_reg_1064 == 4'd15))) | ((icmp_ln162_reg_1071 == 1'd1) & (i_1_reg_1064 == 4'd13))) | ((icmp_ln162_reg_1071 == 1'd1) & (i_1_reg_1064 == 4'd0)));
end

always @ (*) begin
    ap_condition_208 = ((((len == 2'd2) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd14)) | ((len == 2'd2) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd15))) | ((len == 2'd2) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd13)));
end

always @ (*) begin
    ap_condition_216 = ((((len == 2'd1) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd14)) | ((len == 2'd1) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd15))) | ((len == 2'd1) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd13)));
end

always @ (*) begin
    ap_condition_223 = ((((len_read_reg_1060 == 2'd0) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd14)) | ((len_read_reg_1060 == 2'd0) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd15))) | ((len_read_reg_1060 == 2'd0) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd13)));
end

always @ (*) begin
    ap_condition_230 = ((((len == 2'd3) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd14)) | ((len == 2'd3) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd15))) | ((len == 2'd3) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd13)));
end

always @ (*) begin
    ap_condition_241 = (((((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd14)) | ((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd15))) | ((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd13))) | ((icmp_ln170_reg_1075 == 1'd1) & (icmp_ln162_reg_1071 == 1'd0) & (i_1_reg_1064 == 4'd0)));
end

always @ (*) begin
    ap_condition_45 = ((len == 2'd2) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_condition_51 = ((len == 2'd1) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_condition_58 = ((len == 2'd3) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_condition_649 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd7));
end

always @ (*) begin
    ap_condition_664 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd8));
end

always @ (*) begin
    ap_condition_667 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd9));
end

always @ (*) begin
    ap_condition_670 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd10));
end

always @ (*) begin
    ap_condition_673 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd11));
end

always @ (*) begin
    ap_condition_676 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd12));
end

always @ (*) begin
    ap_condition_691 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd1));
end

always @ (*) begin
    ap_condition_694 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd2));
end

always @ (*) begin
    ap_condition_697 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd3));
end

always @ (*) begin
    ap_condition_700 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd4));
end

always @ (*) begin
    ap_condition_703 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd5));
end

always @ (*) begin
    ap_condition_706 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_1_reg_1064 == 4'd6));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op137_read_state2 = ((len == 2'd3) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_predicate_op46_read_state2 = ((len == 2'd2) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_read_state2 = ((len == 2'd1) & (icmp_ln170_reg_1075 == 1'd0) & (icmp_ln162_reg_1071 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_10_out = b_10_fu_170;

assign b_11_out = b_11_fu_174;

assign b_12_out = b_12_fu_178;

assign b_13_out = b_13_fu_182;

assign b_14_out = b_14_fu_186;

assign b_15_out = b_15_fu_190;

assign b_16_out = b_16_fu_142;

assign b_18_fu_607_p5 = {{{{trunc_ln192_fu_603_p1}, {grp_fu_310_p4}}, {grp_fu_320_p4}}, {8'd128}};

assign b_1_fu_455_p3 = {{trunc_ln181_fu_451_p1}, {24'd8388608}};

assign b_2_fu_371_p4 = {{{trunc_ln187_fu_367_p1}, {grp_fu_310_p4}}, {16'd32768}};

assign b_4_out = b_4_fu_146;

assign b_5_out = b_5_fu_150;

assign b_6_out = b_6_fu_154;

assign b_7_out = b_7_fu_158;

assign b_8_out = b_8_fu_162;

assign b_9_out = b_9_fu_166;

assign b_out = b_fu_138;

assign empty_fu_754_p1 = mergeKipadStrm_dout[7:0];

assign grp_fu_310_p4 = {{mergeKipadStrm_dout[15:8]}};

assign grp_fu_320_p4 = {{mergeKipadStrm_dout[23:16]}};

assign icmp_ln160_fu_338_p2 = ((ap_sig_allocacmp_i_1 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_350_p2 = ((ap_sig_allocacmp_i_1 < p_cast) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_356_p2 = ((ap_sig_allocacmp_i_1 > p_cast) ? 1'b1 : 1'b0);

assign l_27_fu_768_p5 = {{{{empty_fu_754_p1}, {grp_fu_310_p4}}, {grp_fu_320_p4}}, {p_s_fu_758_p4}};

assign len_read_reg_1060 = len;

assign p_s_fu_758_p4 = {{mergeKipadStrm_dout[31:24]}};

assign trunc_ln181_fu_451_p1 = mergeKipadStrm_dout[7:0];

assign trunc_ln187_fu_367_p1 = mergeKipadStrm_dout[7:0];

assign trunc_ln192_fu_603_p1 = mergeKipadStrm_dout[7:0];

always @ (posedge ap_clk) begin
    b_16_fu_142[6:0] <= 7'b0000000;
end

endmodule //test_hmac_sha256_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_AND_ONE
