/*
 *
 * Copyright (C) 2012-2018 Texas Instruments Incorporated - http://www.ti.com/
 *
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/

#ifndef CSL_K2L_DEVICE_INTERRUPT_H
#define CSL_K2L_DEVICE_INTERRUPT_H

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Auto-generated CSL section
 */
#define ARM_GIC_EVENT_CNT 479
#define CSL_ARM_GIC_RSTMUX_INT8 (0x00000000)
#define CSL_ARM_GIC_RSTMUX_INT9 (0x00000001)
#define CSL_ARM_GIC_RESERVED_2 (0x00000002)
#define CSL_ARM_GIC_RESERVED_3 (0x00000003)
#define CSL_ARM_GIC_IPC_GR8 (0x00000004)
#define CSL_ARM_GIC_IPC_GR9 (0x00000005)
#define CSL_ARM_GIC_RESERVED_6 (0x00000006)
#define CSL_ARM_GIC_RESERVED_7 (0x00000007)
#define CSL_ARM_GIC_SEM_INT8 (0x00000008)
#define CSL_ARM_GIC_SEM_INT9 (0x00000009)
#define CSL_ARM_GIC_RESERVED_10 (0x0000000A)
#define CSL_ARM_GIC_RESERVED_11 (0x0000000B)
#define CSL_ARM_GIC_SEM_ERR8 (0x0000000C)
#define CSL_ARM_GIC_SEM_ERR9 (0x0000000D)
#define CSL_ARM_GIC_RESERVED_14 (0x0000000E)
#define CSL_ARM_GIC_RESERVED_15 (0x0000000F)
#define CSL_ARM_GIC_MSMC_MPF_ERROR8 (0x00000010)
#define CSL_ARM_GIC_MSMC_MPF_ERROR9 (0x00000011)
#define CSL_ARM_GIC_MSMC_MPF_ERROR10 (0x00000012)
#define CSL_ARM_GIC_MSMC_MPF_ERROR11 (0x00000013)
#define CSL_ARM_GIC_ARM_NPMUIRQ0 (0x00000014)
#define CSL_ARM_GIC_ARM_NPMUIRQ1 (0x00000015)
#define CSL_ARM_GIC_RESERVED_22 (0x00000016)
#define CSL_ARM_GIC_RESERVED_23 (0x00000017)
#define CSL_ARM_GIC_ARM_NINTERRIRQ (0x00000018)
#define CSL_ARM_GIC_ARM_NAXIERRIRQ (0x00000019)
#define CSL_ARM_GIC_PCIE_0_INT0 (0x0000001A)
#define CSL_ARM_GIC_PCIE_INT0 (0x0000001A)
#define CSL_ARM_GIC_PCIE_0_INT1 (0x0000001B)
#define CSL_ARM_GIC_PCIE_INT1 (0x0000001B)
#define CSL_ARM_GIC_PCIE_0_INT2 (0x0000001C)
#define CSL_ARM_GIC_PCIE_INT2 (0x0000001C)
#define CSL_ARM_GIC_PCIE_0_INT3 (0x0000001D)
#define CSL_ARM_GIC_PCIE_INT3 (0x0000001D)
#define CSL_ARM_GIC_PCIE_0_INT4 (0x0000001E)
#define CSL_ARM_GIC_PCIE_INT4 (0x0000001E)
#define CSL_ARM_GIC_PCIE_0_INT5 (0x0000001F)
#define CSL_ARM_GIC_PCIE_INT5 (0x0000001F)
#define CSL_ARM_GIC_PCIE_0_INT6 (0x00000020)
#define CSL_ARM_GIC_PCIE_INT6 (0x00000020)
#define CSL_ARM_GIC_PCIE_0_INT7 (0x00000021)
#define CSL_ARM_GIC_PCIE_INT7 (0x00000021)
#define CSL_ARM_GIC_PCIE_0_INT8 (0x00000022)
#define CSL_ARM_GIC_PCIE_INT8 (0x00000022)
#define CSL_ARM_GIC_PCIE_0_INT9 (0x00000023)
#define CSL_ARM_GIC_PCIE_INT9 (0x00000023)
#define CSL_ARM_GIC_PCIE_0_INT10 (0x00000024)
#define CSL_ARM_GIC_PCIE_INT10 (0x00000024)
#define CSL_ARM_GIC_PCIE_0_INT11 (0x00000025)
#define CSL_ARM_GIC_PCIE_INT11 (0x00000025)
#define CSL_ARM_GIC_PCIE_0_INT12 (0x00000026)
#define CSL_ARM_GIC_PCIE_INT12 (0x00000026)
#define CSL_ARM_GIC_PCIE_0_INT13 (0x00000027)
#define CSL_ARM_GIC_PCIE_INT13 (0x00000027)
#define CSL_ARM_GIC_QMSS_QUE_PEND_658 (0x00000028)
#define CSL_ARM_GIC_QMSS_QUE_PEND_659 (0x00000029)
#define CSL_ARM_GIC_QMSS_QUE_PEND_660 (0x0000002A)
#define CSL_ARM_GIC_QMSS_QUE_PEND_661 (0x0000002B)
#define CSL_ARM_GIC_QMSS_QUE_PEND_662 (0x0000002C)
#define CSL_ARM_GIC_QMSS_QUE_PEND_663 (0x0000002D)
#define CSL_ARM_GIC_QMSS_QUE_PEND_664 (0x0000002E)
#define CSL_ARM_GIC_QMSS_QUE_PEND_665 (0x0000002F)
#define CSL_ARM_GIC_QMSS_QUE_PEND_528 (0x00000030)
#define CSL_ARM_GIC_QMSS_QUE_PEND_529 (0x00000031)
#define CSL_ARM_GIC_QMSS_QUE_PEND_530 (0x00000032)
#define CSL_ARM_GIC_QMSS_QUE_PEND_531 (0x00000033)
#define CSL_ARM_GIC_QMSS_QUE_PEND_532 (0x00000034)
#define CSL_ARM_GIC_QMSS_QUE_PEND_533 (0x00000035)
#define CSL_ARM_GIC_QMSS_QUE_PEND_534 (0x00000036)
#define CSL_ARM_GIC_QMSS_QUE_PEND_535 (0x00000037)
#define CSL_ARM_GIC_QMSS_QUE_PEND_536 (0x00000038)
#define CSL_ARM_GIC_QMSS_QUE_PEND_537 (0x00000039)
#define CSL_ARM_GIC_QMSS_QUE_PEND_538 (0x0000003A)
#define CSL_ARM_GIC_QMSS_QUE_PEND_539 (0x0000003B)
#define CSL_ARM_GIC_QMSS_QUE_PEND_540 (0x0000003C)
#define CSL_ARM_GIC_QMSS_QUE_PEND_541 (0x0000003D)
#define CSL_ARM_GIC_QMSS_QUE_PEND_542 (0x0000003E)
#define CSL_ARM_GIC_QMSS_QUE_PEND_543 (0x0000003F)
#define CSL_ARM_GIC_QMSS_QUE_PEND_544 (0x00000040)
#define CSL_ARM_GIC_QMSS_QUE_PEND_545 (0x00000041)
#define CSL_ARM_GIC_QMSS_QUE_PEND_546 (0x00000042)
#define CSL_ARM_GIC_QMSS_QUE_PEND_547 (0x00000043)
#define CSL_ARM_GIC_QMSS_QUE_PEND_548 (0x00000044)
#define CSL_ARM_GIC_QMSS_QUE_PEND_549 (0x00000045)
#define CSL_ARM_GIC_QMSS_QUE_PEND_550 (0x00000046)
#define CSL_ARM_GIC_QMSS_QUE_PEND_551 (0x00000047)
#define CSL_ARM_GIC_QMSS_QUE_PEND_552 (0x00000048)
#define CSL_ARM_GIC_QMSS_QUE_PEND_553 (0x00000049)
#define CSL_ARM_GIC_QMSS_QUE_PEND_554 (0x0000004A)
#define CSL_ARM_GIC_QMSS_QUE_PEND_555 (0x0000004B)
#define CSL_ARM_GIC_QMSS_QUE_PEND_556 (0x0000004C)
#define CSL_ARM_GIC_QMSS_QUE_PEND_557 (0x0000004D)
#define CSL_ARM_GIC_QMSS_QUE_PEND_558 (0x0000004E)
#define CSL_ARM_GIC_QMSS_QUE_PEND_559 (0x0000004F)
#define CSL_ARM_GIC_TIMER_0_INTL (0x00000050)
#define CSL_ARM_GIC_TIMER_0_INTH (0x00000051)
#define CSL_ARM_GIC_TIMER_1_INTL (0x00000052)
#define CSL_ARM_GIC_TIMER_1_INTH (0x00000053)
#define CSL_ARM_GIC_TIMER_2_INTL (0x00000054)
#define CSL_ARM_GIC_TIMER_2_INTH (0x00000055)
#define CSL_ARM_GIC_TIMER_3_INTL (0x00000056)
#define CSL_ARM_GIC_TIMER_3_INTH (0x00000057)
#define CSL_ARM_GIC_RESERVED_88 (0x00000058)
#define CSL_ARM_GIC_RESERVED_89 (0x00000059)
#define CSL_ARM_GIC_RESERVED_90 (0x0000005A)
#define CSL_ARM_GIC_RESERVED_91 (0x0000005B)
#define CSL_ARM_GIC_RESERVED_92 (0x0000005C)
#define CSL_ARM_GIC_RESERVED_93 (0x0000005D)
#define CSL_ARM_GIC_RESERVED_94 (0x0000005E)
#define CSL_ARM_GIC_RESERVED_95 (0x0000005F)
#define CSL_ARM_GIC_TIMER_8_INTL (0x00000060)
#define CSL_ARM_GIC_TIMER_8_INTH (0x00000061)
#define CSL_ARM_GIC_TIMER_9_INTL (0x00000062)
#define CSL_ARM_GIC_TIMER_9_INTH (0x00000063)
#define CSL_ARM_GIC_TIMER_10_INTL (0x00000064)
#define CSL_ARM_GIC_TIMER_10_INTH (0x00000065)
#define CSL_ARM_GIC_TIMER_11_INTL (0x00000066)
#define CSL_ARM_GIC_TIMER_11_INTH (0x00000067)
#define CSL_ARM_GIC_TIMER_12_INTL (0x00000068)
#define CSL_ARM_GIC_TIMER_12_INTH (0x00000069)
#define CSL_ARM_GIC_TIMER_13_INTL (0x0000006A)
#define CSL_ARM_GIC_TIMER_13_INTH (0x0000006B)
#define CSL_ARM_GIC_TIMER_14_INTL (0x0000006C)
#define CSL_ARM_GIC_TIMER_14_INTH (0x0000006D)
#define CSL_ARM_GIC_TIMER_15_INTL (0x0000006E)
#define CSL_ARM_GIC_TIMER_15_INTH (0x0000006F)
#define CSL_ARM_GIC_TIMER_16_INTL (0x00000070)
#define CSL_ARM_GIC_TIMER_16_INTH (0x00000071)
#define CSL_ARM_GIC_TIMER_17_INTL (0x00000072)
#define CSL_ARM_GIC_TIMER_17_INTH (0x00000073)
#define CSL_ARM_GIC_RESERVED_116 (0x00000074)
#define CSL_ARM_GIC_RESERVED_117 (0x00000075)
#define CSL_ARM_GIC_RESERVED_118 (0x00000076)
#define CSL_ARM_GIC_RESERVED_119 (0x00000077)
#define CSL_ARM_GIC_GPIO_INT0 (0x00000078)
#define CSL_ARM_GIC_GPIO_INT1 (0x00000079)
#define CSL_ARM_GIC_GPIO_INT2 (0x0000007A)
#define CSL_ARM_GIC_GPIO_INT3 (0x0000007B)
#define CSL_ARM_GIC_GPIO_INT4 (0x0000007C)
#define CSL_ARM_GIC_GPIO_INT5 (0x0000007D)
#define CSL_ARM_GIC_GPIO_INT6 (0x0000007E)
#define CSL_ARM_GIC_GPIO_INT7 (0x0000007F)
#define CSL_ARM_GIC_GPIO_INT8 (0x00000080)
#define CSL_ARM_GIC_GPIO_INT9 (0x00000081)
#define CSL_ARM_GIC_GPIO_INT10 (0x00000082)
#define CSL_ARM_GIC_GPIO_INT11 (0x00000083)
#define CSL_ARM_GIC_GPIO_INT12 (0x00000084)
#define CSL_ARM_GIC_GPIO_INT13 (0x00000085)
#define CSL_ARM_GIC_GPIO_INT14 (0x00000086)
#define CSL_ARM_GIC_GPIO_INT15 (0x00000087)
#define CSL_ARM_GIC_GPIO_INT16 (0x00000088)
#define CSL_ARM_GIC_GPIO_INT17 (0x00000089)
#define CSL_ARM_GIC_GPIO_INT18 (0x0000008A)
#define CSL_ARM_GIC_GPIO_INT19 (0x0000008B)
#define CSL_ARM_GIC_GPIO_INT20 (0x0000008C)
#define CSL_ARM_GIC_GPIO_INT21 (0x0000008D)
#define CSL_ARM_GIC_GPIO_INT22 (0x0000008E)
#define CSL_ARM_GIC_GPIO_INT23 (0x0000008F)
#define CSL_ARM_GIC_GPIO_INT24 (0x00000090)
#define CSL_ARM_GIC_GPIO_INT25 (0x00000091)
#define CSL_ARM_GIC_GPIO_INT26 (0x00000092)
#define CSL_ARM_GIC_GPIO_INT27 (0x00000093)
#define CSL_ARM_GIC_GPIO_INT28 (0x00000094)
#define CSL_ARM_GIC_GPIO_INT29 (0x00000095)
#define CSL_ARM_GIC_GPIO_INT30 (0x00000096)
#define CSL_ARM_GIC_GPIO_INT31 (0x00000097)
#define CSL_ARM_GIC_GPIO_INT32 (0x00000098)
#define CSL_ARM_GIC_GPIO_INT33 (0x00000099)
#define CSL_ARM_GIC_GPIO_INT34 (0x0000009A)
#define CSL_ARM_GIC_GPIO_INT35 (0x0000009B)
#define CSL_ARM_GIC_GPIO_INT36 (0x0000009C)
#define CSL_ARM_GIC_GPIO_INT37 (0x0000009D)
#define CSL_ARM_GIC_GPIO_INT38 (0x0000009E)
#define CSL_ARM_GIC_GPIO_INT39 (0x0000009F)
#define CSL_ARM_GIC_GPIO_INT40 (0x000000A0)
#define CSL_ARM_GIC_GPIO_INT41 (0x000000A1)
#define CSL_ARM_GIC_GPIO_INT42 (0x000000A2)
#define CSL_ARM_GIC_GPIO_INT43 (0x000000A3)
#define CSL_ARM_GIC_GPIO_INT44 (0x000000A4)
#define CSL_ARM_GIC_GPIO_INT45 (0x000000A5)
#define CSL_ARM_GIC_GPIO_INT46 (0x000000A6)
#define CSL_ARM_GIC_GPIO_INT47 (0x000000A7)
#define CSL_ARM_GIC_GPIO_INT48 (0x000000A8)
#define CSL_ARM_GIC_GPIO_INT49 (0x000000A9)
#define CSL_ARM_GIC_GPIO_INT50 (0x000000AA)
#define CSL_ARM_GIC_GPIO_INT51 (0x000000AB)
#define CSL_ARM_GIC_GPIO_INT52 (0x000000AC)
#define CSL_ARM_GIC_GPIO_INT53 (0x000000AD)
#define CSL_ARM_GIC_GPIO_INT54 (0x000000AE)
#define CSL_ARM_GIC_GPIO_INT55 (0x000000AF)
#define CSL_ARM_GIC_GPIO_INT56 (0x000000B0)
#define CSL_ARM_GIC_QMSS_INTD_1_PKTDMA_0 (0x000000B1)
#define CSL_ARM_GIC_QMSS_INTD_1_PKTDMA_1 (0x000000B2)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_0 (0x000000B3)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_1 (0x000000B4)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_2 (0x000000B5)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_3 (0x000000B6)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_4 (0x000000B7)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_5 (0x000000B8)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_6 (0x000000B9)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_7 (0x000000BA)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_8 (0x000000BB)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_9 (0x000000BC)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_10 (0x000000BD)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_11 (0x000000BE)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_12 (0x000000BF)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_13 (0x000000C0)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_14 (0x000000C1)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_15 (0x000000C2)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_16 (0x000000C3)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_17 (0x000000C4)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_18 (0x000000C5)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_19 (0x000000C6)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_20 (0x000000C7)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_21 (0x000000C8)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_22 (0x000000C9)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_23 (0x000000CA)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_24 (0x000000CB)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_25 (0x000000CC)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_26 (0x000000CD)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_27 (0x000000CE)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_28 (0x000000CF)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_29 (0x000000D0)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_30 (0x000000D1)
#define CSL_ARM_GIC_QMSS_INTD_1_HIGH_31 (0x000000D2)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_0 (0x000000D3)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_1 (0x000000D4)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_2 (0x000000D5)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_3 (0x000000D6)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_4 (0x000000D7)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_5 (0x000000D8)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_6 (0x000000D9)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_7 (0x000000DA)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_8 (0x000000DB)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_9 (0x000000DC)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_10 (0x000000DD)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_11 (0x000000DE)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_12 (0x000000DF)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_13 (0x000000E0)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_14 (0x000000E1)
#define CSL_ARM_GIC_QMSS_INTD_1_LOW_15 (0x000000E2)
#define CSL_ARM_GIC_RESERVED_227 (0x000000E3)
#define CSL_ARM_GIC_RESERVED_228 (0x000000E4)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_0 (0x000000E5)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_1 (0x000000E6)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_2 (0x000000E7)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_3 (0x000000E8)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_4 (0x000000E9)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_5 (0x000000EA)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_6 (0x000000EB)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_7 (0x000000EC)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_8 (0x000000ED)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_9 (0x000000EE)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_10 (0x000000EF)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_11 (0x000000F0)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_12 (0x000000F1)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_13 (0x000000F2)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_14 (0x000000F3)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_15 (0x000000F4)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_16 (0x000000F5)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_17 (0x000000F6)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_18 (0x000000F7)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_19 (0x000000F8)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_20 (0x000000F9)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_21 (0x000000FA)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_22 (0x000000FB)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_23 (0x000000FC)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_24 (0x000000FD)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_25 (0x000000FE)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_26 (0x000000FF)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_27 (0x00000100)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_28 (0x00000101)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_29 (0x00000102)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_30 (0x00000103)
#define CSL_ARM_GIC_QMSS_INTD_2_HIGH_31 (0x00000104)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_0 (0x00000105)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_1 (0x00000106)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_2 (0x00000107)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_3 (0x00000108)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_4 (0x00000109)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_5 (0x0000010A)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_6 (0x0000010B)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_7 (0x0000010C)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_8 (0x0000010D)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_9 (0x0000010E)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_10 (0x0000010F)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_11 (0x00000110)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_12 (0x00000111)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_13 (0x00000112)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_14 (0x00000113)
#define CSL_ARM_GIC_QMSS_INTD_2_LOW_15 (0x00000114)
#define CSL_ARM_GIC_UART_0_UARTINT (0x00000115)
#define CSL_ARM_GIC_UART_0_URXEVT (0x00000116)
#define CSL_ARM_GIC_UART_0_UTXEVT (0x00000117)
#define CSL_ARM_GIC_UART_1_UARTINT (0x00000118)
#define CSL_ARM_GIC_UART_1_URXEVT (0x00000119)
#define CSL_ARM_GIC_UART_1_UTXEVT (0x0000011A)
#define CSL_ARM_GIC_I2C_0_INT (0x0000011B)
#define CSL_ARM_GIC_I2C_0_REVT (0x0000011C)
#define CSL_ARM_GIC_I2C_0_XEVT (0x0000011D)
#define CSL_ARM_GIC_I2C_1_INT (0x0000011E)
#define CSL_ARM_GIC_I2C_1_REVT (0x0000011F)
#define CSL_ARM_GIC_I2C_1_XEVT (0x00000120)
#define CSL_ARM_GIC_I2C_2_INT (0x00000121)
#define CSL_ARM_GIC_I2C_2_REVT (0x00000122)
#define CSL_ARM_GIC_I2C_2_XEVT (0x00000123)
#define CSL_ARM_GIC_SPI_0_INT0 (0x00000124)
#define CSL_ARM_GIC_SPI_0_INT1 (0x00000125)
#define CSL_ARM_GIC_SPI_0_XEVT (0x00000126)
#define CSL_ARM_GIC_SPI_0_REVT (0x00000127)
#define CSL_ARM_GIC_SPI_1_INT0 (0x00000128)
#define CSL_ARM_GIC_SPI_1_INT1 (0x00000129)
#define CSL_ARM_GIC_SPI_1_XEVT (0x0000012A)
#define CSL_ARM_GIC_SPI_1_REVT (0x0000012B)
#define CSL_ARM_GIC_SPI_2_INT0 (0x0000012C)
#define CSL_ARM_GIC_SPI_2_INT1 (0x0000012D)
#define CSL_ARM_GIC_SPI_2_XEVT (0x0000012E)
#define CSL_ARM_GIC_SPI_2_REVT (0x0000012F)
#define CSL_ARM_GIC_DBGTBR_DMAINT (0x00000130)
#define CSL_ARM_GIC_DBGTBR_ACQCOMP (0x00000131)
#define CSL_ARM_GIC_ARM_TBR_DMA (0x00000132)
#define CSL_ARM_GIC_ARM_TBR_ACQ (0x00000133)
#define CSL_ARM_GIC_NETCP_MDIO_LINK_INT0 (0x00000134)
#define CSL_ARM_GIC_NETCP_MDIO_LINK_INT1 (0x00000135)
#define CSL_ARM_GIC_NETCP_MDIO_USER_INT0 (0x00000136)
#define CSL_ARM_GIC_NETCP_MDIO_USER_INT1 (0x00000137)
#define CSL_ARM_GIC_NETCP_MISC_INT (0x00000138)
#define CSL_ARM_GIC_NETCP_SWITCH_INT (0x00000139)
#define CSL_ARM_GIC_EDMACC_0_GINT (0x0000013A)
#define CSL_ARM_GIC_EDMACC_0_TC_0_INT (0x0000013B)
#define CSL_ARM_GIC_EDMACC_0_TC_1_INT (0x0000013C)
#define CSL_ARM_GIC_EDMACC_0_TC_2_INT (0x0000013D)
#define CSL_ARM_GIC_EDMACC_0_TC_3_INT (0x0000013E)
#define CSL_ARM_GIC_EDMACC_0_TC_4_INT (0x0000013F)
#define CSL_ARM_GIC_EDMACC_0_TC_5_INT (0x00000140)
#define CSL_ARM_GIC_EDMACC_0_TC_6_INT (0x00000141)
#define CSL_ARM_GIC_EDMACC_0_TC_7_INT (0x00000142)
#define CSL_ARM_GIC_EDMACC_1_GINT (0x00000143)
#define CSL_ARM_GIC_EDMACC_1_TC_0_INT (0x00000144)
#define CSL_ARM_GIC_EDMACC_1_TC_1_INT (0x00000145)
#define CSL_ARM_GIC_EDMACC_1_TC_2_INT (0x00000146)
#define CSL_ARM_GIC_EDMACC_1_TC_3_INT (0x00000147)
#define CSL_ARM_GIC_EDMACC_1_TC_4_INT (0x00000148)
#define CSL_ARM_GIC_EDMACC_1_TC_5_INT (0x00000149)
#define CSL_ARM_GIC_EDMACC_1_TC_6_INT (0x0000014A)
#define CSL_ARM_GIC_EDMACC_1_TC_7_INT (0x0000014B)
#define CSL_ARM_GIC_EDMACC_2_GINT (0x0000014C)
#define CSL_ARM_GIC_EDMACC_2_TC_0_INT (0x0000014D)
#define CSL_ARM_GIC_EDMACC_2_TC_1_INT (0x0000014E)
#define CSL_ARM_GIC_EDMACC_2_TC_2_INT (0x0000014F)
#define CSL_ARM_GIC_EDMACC_2_TC_3_INT (0x00000150)
#define CSL_ARM_GIC_EDMACC_2_TC_4_INT (0x00000151)
#define CSL_ARM_GIC_EDMACC_2_TC_5_INT (0x00000152)
#define CSL_ARM_GIC_EDMACC_2_TC_6_INT (0x00000153)
#define CSL_ARM_GIC_EDMACC_2_TC_7_INT (0x00000154)
#define CSL_ARM_GIC_QMSS_QUE_PEND_637 (0x00000155)
#define CSL_ARM_GIC_QMSS_QUE_PEND_638 (0x00000156)
#define CSL_ARM_GIC_QMSS_QUE_PEND_639 (0x00000157)
#define CSL_ARM_GIC_QMSS_QUE_PEND_640 (0x00000158)
#define CSL_ARM_GIC_QMSS_QUE_PEND_641 (0x00000159)
#define CSL_ARM_GIC_QMSS_QUE_PEND_642 (0x0000015A)
#define CSL_ARM_GIC_QMSS_QUE_PEND_643 (0x0000015B)
#define CSL_ARM_GIC_QMSS_QUE_PEND_644 (0x0000015C)
#define CSL_ARM_GIC_QMSS_QUE_PEND_645 (0x0000015D)
#define CSL_ARM_GIC_QMSS_QUE_PEND_646 (0x0000015E)
#define CSL_ARM_GIC_QMSS_QUE_PEND_647 (0x0000015F)
#define CSL_ARM_GIC_QMSS_QUE_PEND_648 (0x00000160)
#define CSL_ARM_GIC_QMSS_QUE_PEND_649 (0x00000161)
#define CSL_ARM_GIC_QMSS_QUE_PEND_650 (0x00000162)
#define CSL_ARM_GIC_QMSS_QUE_PEND_651 (0x00000163)
#define CSL_ARM_GIC_PCIE_1_INT0 (0x00000164)
#define CSL_ARM_GIC_PCIE_1_INT1 (0x00000165)
#define CSL_ARM_GIC_PCIE_1_INT2 (0x00000166)
#define CSL_ARM_GIC_SR_0_PO_VCON_SMPSERR_INT (0x00000167)
#define CSL_ARM_GIC_SR_0_SMARTREFLEX_INTREQ0 (0x00000168)
#define CSL_ARM_GIC_SR_0_SMARTREFLEX_INTREQ1 (0x00000169)
#define CSL_ARM_GIC_SR_0_SMARTREFLEX_INTREQ2 (0x0000016A)
#define CSL_ARM_GIC_SR_0_SMARTREFLEX_INTREQ3 (0x0000016B)
#define CSL_ARM_GIC_SR_0_VPNOSMPSACK (0x0000016C)
#define CSL_ARM_GIC_SR_0_VPEQVALUE (0x0000016D)
#define CSL_ARM_GIC_SR_0_VPMAXVDD (0x0000016E)
#define CSL_ARM_GIC_SR_0_VPMINVDD (0x0000016F)
#define CSL_ARM_GIC_SR_0_VPINIDLE (0x00000170)
#define CSL_ARM_GIC_SR_0_VPOPPCHANGEDONE (0x00000171)
#define CSL_ARM_GIC_SR_0_VPSMPSACK (0x00000172)
#define CSL_ARM_GIC_SR_0_SR_TEMPSENSOR (0x00000173)
#define CSL_ARM_GIC_SR_0_SR_TIMERINT (0x00000174)
#define CSL_ARM_GIC_NETCP_SWITCH_STAT_INT0 (0x00000175)
#define CSL_ARM_GIC_NETCP_SWITCH_STAT_INT1 (0x00000176)
#define CSL_ARM_GIC_NETCP_SWITCH_STAT_INT2 (0x00000177)
#define CSL_ARM_GIC_NETCP_SWITCH_STAT_INT3 (0x00000178)
#define CSL_ARM_GIC_NETCP_SWITCH_STAT_INT4 (0x00000179)
#define CSL_ARM_GIC_NETCP_GLOBAL_STARVE_INT (0x0000017A)
#define CSL_ARM_GIC_NETCP_LOCAL_STARVE_INT (0x0000017B)
#define CSL_ARM_GIC_USB_INT05 (0x0000017C)
#define CSL_ARM_GIC_USB_INT06 (0x0000017D)
#define CSL_ARM_GIC_USB_INT07 (0x0000017E)
#define CSL_ARM_GIC_USB_INT08 (0x0000017F)
#define CSL_ARM_GIC_USB_INT09 (0x00000180)
#define CSL_ARM_GIC_USB_INT10 (0x00000181)
#define CSL_ARM_GIC_USB_INT11 (0x00000182)
#define CSL_ARM_GIC_RESERVED_387 (0x00000183)
#define CSL_ARM_GIC_RESERVED_388 (0x00000184)
#define CSL_ARM_GIC_ARM_NCTIIRQ0 (0x00000185)
#define CSL_ARM_GIC_ARM_NCTIIRQ1 (0x00000186)
#define CSL_ARM_GIC_RESERVED_391 (0x00000187)
#define CSL_ARM_GIC_RESERVED_392 (0x00000188)
#define CSL_ARM_GIC_USB_INT00 (0x00000189)
#define CSL_ARM_GIC_USB_INT01 (0x0000018A)
#define CSL_ARM_GIC_USB_INT02 (0x0000018B)
#define CSL_ARM_GIC_USB_INT03 (0x0000018C)
#define CSL_ARM_GIC_USB_INT04 (0x0000018D)
#define CSL_ARM_GIC_USB_OABSINT (0x0000018E)
#define CSL_ARM_GIC_USB_MISCINT (0x0000018F)
#define CSL_ARM_GIC_PCIE_1_INT3 (0x00000190)
#define CSL_ARM_GIC_GPIO_INT57 (0x00000191)
#define CSL_ARM_GIC_GPIO_INT58 (0x00000192)
#define CSL_ARM_GIC_GPIO_INT59 (0x00000193)
#define CSL_ARM_GIC_GPIO_INT60 (0x00000194)
#define CSL_ARM_GIC_GPIO_INT61 (0x00000195)
#define CSL_ARM_GIC_GPIO_INT62 (0x00000196)
#define CSL_ARM_GIC_GPIO_INT63 (0x00000197)
#define CSL_ARM_GIC_IQNET_ATEVT_0 (0x00000198)
#define CSL_ARM_GIC_IQNET_ATEVT_1 (0x00000199)
#define CSL_ARM_GIC_IQNET_ATEVT_2 (0x0000019A)
#define CSL_ARM_GIC_IQNET_ATEVT_3 (0x0000019B)
#define CSL_ARM_GIC_IQNET_ATEVT_4 (0x0000019C)
#define CSL_ARM_GIC_IQNET_ATEVT_5 (0x0000019D)
#define CSL_ARM_GIC_IQNET_ATEVT_6 (0x0000019E)
#define CSL_ARM_GIC_IQNET_ATEVT_7 (0x0000019F)
#define CSL_ARM_GIC_IQNET_ATEVT_16 (0x000001A0)
#define CSL_ARM_GIC_IQNET_ATEVT_17 (0x000001A1)
#define CSL_ARM_GIC_IQNET_ATEVT_18 (0x000001A2)
#define CSL_ARM_GIC_IQNET_ATEVT_19 (0x000001A3)
#define CSL_ARM_GIC_IQNET_ATEVT_20 (0x000001A4)
#define CSL_ARM_GIC_IQNET_ATEVT_21 (0x000001A5)
#define CSL_ARM_GIC_IQNET_ATEVT_22 (0x000001A6)
#define CSL_ARM_GIC_IQNET_ATEVT_23 (0x000001A7)
#define CSL_ARM_GIC_USIM_PONIRQ (0x000001A8)
#define CSL_ARM_GIC_USIM_RREQ (0x000001A9)
#define CSL_ARM_GIC_USIM_WREQ (0x000001AA)
#define CSL_ARM_GIC_RAC_0_INT (0x000001AB)
#define CSL_ARM_GIC_PCIE_1_INT4 (0x000001AC)
#define CSL_ARM_GIC_PCIE_1_INT5 (0x000001AD)
#define CSL_ARM_GIC_PCIE_1_INT6 (0x000001AE)
#define CSL_ARM_GIC_TAC_INT (0x000001AF)
#define CSL_ARM_GIC_UART_2_UARTINT (0x000001B0)
#define CSL_ARM_GIC_UART_2_URXEVT (0x000001B1)
#define CSL_ARM_GIC_UART_2_UTXEVT (0x000001B2)
#define CSL_ARM_GIC_UART_3_UARTINT (0x000001B3)
#define CSL_ARM_GIC_UART_3_URXEVT (0x000001B4)
#define CSL_ARM_GIC_UART_3_UTXEVT (0x000001B5)
#define CSL_ARM_GIC_PCIE_1_INT7 (0x000001B6)
#define CSL_ARM_GIC_PCIE_1_INT8 (0x000001B7)
#define CSL_ARM_GIC_PCIE_1_INT9 (0x000001B8)
#define CSL_ARM_GIC_PCIE_1_INT10 (0x000001B9)
#define CSL_ARM_GIC_PCIE_1_INT11 (0x000001BA)
#define CSL_ARM_GIC_PCIE_1_INT12 (0x000001BB)
#define CSL_ARM_GIC_PCIE_1_INT13 (0x000001BC)
#define CSL_ARM_GIC_IQNET_PKTDMA_STARVE (0x000001BD)
#define CSL_ARM_GIC_IQNET_INT0 (0x000001BE)
#define CSL_ARM_GIC_IQNET_INT1 (0x000001BF)
#define CSL_ARM_GIC_CIC_2_OUT29 (0x000001C0)
#define CSL_ARM_GIC_CIC_2_OUT30 (0x000001C1)
#define CSL_ARM_GIC_CIC_2_OUT31 (0x000001C2)
#define CSL_ARM_GIC_CIC_2_OUT32 (0x000001C3)
#define CSL_ARM_GIC_CIC_2_OUT33 (0x000001C4)
#define CSL_ARM_GIC_CIC_2_OUT34 (0x000001C5)
#define CSL_ARM_GIC_CIC_2_OUT35 (0x000001C6)
#define CSL_ARM_GIC_CIC_2_OUT36 (0x000001C7)
#define CSL_ARM_GIC_CIC_2_OUT37 (0x000001C8)
#define CSL_ARM_GIC_CIC_2_OUT38 (0x000001C9)
#define CSL_ARM_GIC_CIC_2_OUT39 (0x000001CA)
#define CSL_ARM_GIC_CIC_2_OUT40 (0x000001CB)
#define CSL_ARM_GIC_CIC_2_OUT41 (0x000001CC)
#define CSL_ARM_GIC_CIC_2_OUT42 (0x000001CD)
#define CSL_ARM_GIC_CIC_2_OUT43 (0x000001CE)
#define CSL_ARM_GIC_CIC_2_OUT44 (0x000001CF)
#define CSL_ARM_GIC_CIC_2_OUT45 (0x000001D0)
#define CSL_ARM_GIC_CIC_2_OUT46 (0x000001D1)
#define CSL_ARM_GIC_CIC_2_OUT47 (0x000001D2)
#define CSL_ARM_GIC_CIC_2_OUT18 (0x000001D3)
#define CSL_ARM_GIC_CIC_2_OUT19 (0x000001D4)
#define CSL_ARM_GIC_CIC_2_OUT22 (0x000001D5)
#define CSL_ARM_GIC_CIC_2_OUT23 (0x000001D6)
#define CSL_ARM_GIC_CIC_2_OUT50 (0x000001D7)
#define CSL_ARM_GIC_CIC_2_OUT51 (0x000001D8)
#define CSL_ARM_GIC_CIC_2_OUT66 (0x000001D9)
#define CSL_ARM_GIC_CIC_2_OUT67 (0x000001DA)
#define CSL_ARM_GIC_CIC_2_OUT88 (0x000001DB)
#define CSL_ARM_GIC_CIC_2_OUT89 (0x000001DC)
#define CSL_ARM_GIC_CIC_2_OUT90 (0x000001DD)
#define CSL_ARM_GIC_CIC_2_OUT91 (0x000001DE)
#define CSL_ARM_GIC_CIC_2_OUT92 (0x000001DF)

/*
 * Auto-generated CSL section
 */
#define CIC0_EVENT_CNT 474
#define CSL_CIC0_EDMACC_1_ERRINT (0x00000000)
#define CSL_CIC0_EDMACC_1_MPINT (0x00000001)
#define CSL_CIC0_EDMACC_1_TC_0_ERRINT (0x00000002)
#define CSL_CIC0_EDMACC_1_TC_1_ERRINT (0x00000003)
#define CSL_CIC0_EDMACC_1_TC_2_ERRINT (0x00000004)
#define CSL_CIC0_EDMACC_1_TC_3_ERRINT (0x00000005)
#define CSL_CIC0_EDMACC_1_GINT (0x00000006)
#define CSL_CIC0_QMSS_QUE_PEND_637 (0x00000007)
#define CSL_CIC0_EDMACC_1_TC_0_INT (0x00000008)
#define CSL_CIC0_EDMACC_1_TC_1_INT (0x00000009)
#define CSL_CIC0_EDMACC_1_TC_2_INT (0x0000000A)
#define CSL_CIC0_EDMACC_1_TC_3_INT (0x0000000B)
#define CSL_CIC0_EDMACC_1_TC_4_INT (0x0000000C)
#define CSL_CIC0_EDMACC_1_TC_5_INT (0x0000000D)
#define CSL_CIC0_EDMACC_1_TC_6_INT (0x0000000E)
#define CSL_CIC0_EDMACC_1_TC_7_INT (0x0000000F)
#define CSL_CIC0_EDMACC_2_ERRINT (0x00000010)
#define CSL_CIC0_EDMACC_2_MPINT (0x00000011)
#define CSL_CIC0_EDMACC_2_TC_0_ERRINT (0x00000012)
#define CSL_CIC0_EDMACC_2_TC_1_ERRINT (0x00000013)
#define CSL_CIC0_EDMACC_2_TC_2_ERRINT (0x00000014)
#define CSL_CIC0_EDMACC_2_TC_3_ERRINT (0x00000015)
#define CSL_CIC0_EDMACC_2_GINT (0x00000016)
#define CSL_CIC0_QMSS_QUE_PEND_638 (0x00000017)
#define CSL_CIC0_EDMACC_2_TC_0_INT (0x00000018)
#define CSL_CIC0_EDMACC_2_TC_1_INT (0x00000019)
#define CSL_CIC0_EDMACC_2_TC_2_INT (0x0000001A)
#define CSL_CIC0_EDMACC_2_TC_3_INT (0x0000001B)
#define CSL_CIC0_EDMACC_2_TC_4_INT (0x0000001C)
#define CSL_CIC0_EDMACC_2_TC_5_INT (0x0000001D)
#define CSL_CIC0_EDMACC_2_TC_6_INT (0x0000001E)
#define CSL_CIC0_EDMACC_2_TC_7_INT (0x0000001F)
#define CSL_CIC0_EDMACC_0_ERRINT (0x00000020)
#define CSL_CIC0_EDMACC_0_MPINT (0x00000021)
#define CSL_CIC0_EDMACC_0_TC_0_ERRINT (0x00000022)
#define CSL_CIC0_EDMACC_0_TC_1_ERRINT (0x00000023)
#define CSL_CIC0_EDMACC_0_GINT (0x00000024)
#define CSL_CIC0_QMSS_QUE_PEND_639 (0x00000025)
#define CSL_CIC0_EDMACC_0_TC_0_INT (0x00000026)
#define CSL_CIC0_EDMACC_0_TC_1_INT (0x00000027)
#define CSL_CIC0_EDMACC_0_TC_2_INT (0x00000028)
#define CSL_CIC0_EDMACC_0_TC_3_INT (0x00000029)
#define CSL_CIC0_EDMACC_0_TC_4_INT (0x0000002A)
#define CSL_CIC0_EDMACC_0_TC_5_INT (0x0000002B)
#define CSL_CIC0_EDMACC_0_TC_6_INT (0x0000002C)
#define CSL_CIC0_EDMACC_0_TC_7_INT (0x0000002D)
#define CSL_CIC0_QMSS_QUE_PEND_640 (0x0000002E)
#define CSL_CIC0_QMSS_QUE_PEND_652 (0x0000002F)
#define CSL_CIC0_UART_2_UARTINT (0x00000030)
#define CSL_CIC0_UART_2_URXEVT (0x00000031)
#define CSL_CIC0_UART_2_UTXEVT (0x00000032)
#define CSL_CIC0_UART_3_UARTINT (0x00000033)
#define CSL_CIC0_UART_3_URXEVT (0x00000034)
#define CSL_CIC0_UART_3_UTXEVT (0x00000035)
#define CSL_CIC0_SPI_0_INT0 (0x00000036)
#define CSL_CIC0_SPI_0_INT1 (0x00000037)
#define CSL_CIC0_SPI_0_XEVT (0x00000038)
#define CSL_CIC0_SPI_0_REVT (0x00000039)
#define CSL_CIC0_I2C_0_INT (0x0000003A)
#define CSL_CIC0_I2C_0_REVT (0x0000003B)
#define CSL_CIC0_I2C_0_XEVT (0x0000003C)
#define CSL_CIC0_SECMGRINT (0x0000003D)
#define CSL_CIC0_QMSS_QUE_PEND_641 (0x0000003E)
#define CSL_CIC0_DBGTBR_DMAINT (0x0000003F)
#define CSL_CIC0_MPU_12_INT (0x00000040)
#define CSL_CIC0_DBGTBR_ACQCOMP (0x00000041)
#define CSL_CIC0_MPU_13_INT (0x00000042)
#define CSL_CIC0_MPU_14_INT (0x00000043)
#define CSL_CIC0_NETCP_MDIO_LINK_INT0 (0x00000044)
#define CSL_CIC0_NETCP_MDIO_LINK_INT1 (0x00000045)
#define CSL_CIC0_NETCP_MDIO_USER_INT0 (0x00000046)
#define CSL_CIC0_NETCP_MDIO_USER_INT1 (0x00000047)
#define CSL_CIC0_NETCP_MISC_INT (0x00000048)
#define CSL_CIC0_TRACER_CORE_0_INT (0x00000049)
#define CSL_CIC0_TRACER_CORE_1_INT (0x0000004A)
#define CSL_CIC0_TRACER_CORE_2_INT (0x0000004B)
#define CSL_CIC0_TRACER_CORE_3_INT (0x0000004C)
#define CSL_CIC0_TRACER_DDR_INT (0x0000004D)
#define CSL_CIC0_TRACER_MSMC_0_INT (0x0000004E)
#define CSL_CIC0_TRACER_MSMC_1_INT (0x0000004F)
#define CSL_CIC0_TRACER_MSMC_2_INT (0x00000050)
#define CSL_CIC0_TRACER_MSMC_3_INT (0x00000051)
#define CSL_CIC0_TRACER_CFG_INT (0x00000052)
#define CSL_CIC0_TRACER_QMSS_QM_CFG1_INT (0x00000053)
#define CSL_CIC0_TRACER_QMSS_DMA_INT (0x00000054)
#define CSL_CIC0_TRACER_SEM_INT (0x00000055)
#define CSL_CIC0_PSC_ALLINT (0x00000056)
#define CSL_CIC0_MSMC_SCRUB_CERROR (0x00000057)
#define CSL_CIC0_BOOTCFG_INT (0x00000058)
#define CSL_CIC0_SR_0_PO_VCON_SMPSERR_INT (0x00000059)
#define CSL_CIC0_MPU_0_INT (0x0000005A)
#define CSL_CIC0_QMSS_QUE_PEND_653 (0x0000005B)
#define CSL_CIC0_MPU_1_INT (0x0000005C)
#define CSL_CIC0_QMSS_QUE_PEND_654 (0x0000005D)
#define CSL_CIC0_MPU_2_INT (0x0000005E)
#define CSL_CIC0_QMSS_QUE_PEND_655 (0x0000005F)
#define CSL_CIC0_PCIE_1_INT0 (0x00000060)
#define CSL_CIC0_QMSS_QUE_PEND_656 (0x00000061)
#define CSL_CIC0_MSMC_DEDC_CERROR (0x00000062)
#define CSL_CIC0_MSMC_DEDC_NC_ERROR (0x00000063)
#define CSL_CIC0_MSMC_SCRUB_NC_ERROR (0x00000064)
#define CSL_CIC0_MSMC_MPF_ERROR4 (0x00000065)
#define CSL_CIC0_MSMC_MPF_ERROR8 (0x00000066)
#define CSL_CIC0_MSMC_MPF_ERROR9 (0x00000067)
#define CSL_CIC0_MSMC_MPF_ERROR10 (0x00000068)
#define CSL_CIC0_MSMC_MPF_ERROR11 (0x00000069)
#define CSL_CIC0_MSMC_MPF_ERROR12 (0x0000006A)
#define CSL_CIC0_MSMC_MPF_ERROR13 (0x0000006B)
#define CSL_CIC0_MSMC_MPF_ERROR14 (0x0000006C)
#define CSL_CIC0_MSMC_MPF_ERROR15 (0x0000006D)
#define CSL_CIC0_DDR3_0_ERR (0x0000006E)
#define CSL_CIC0_GPIO_INT40 (0x0000006F)
#define CSL_CIC0_GPIO_INT41 (0x00000070)
#define CSL_CIC0_GPIO_INT42 (0x00000071)
#define CSL_CIC0_GPIO_INT43 (0x00000072)
#define CSL_CIC0_GPIO_INT44 (0x00000073)
#define CSL_CIC0_GPIO_INT45 (0x00000074)
#define CSL_CIC0_GPIO_INT46 (0x00000075)
#define CSL_CIC0_GPIO_INT47 (0x00000076)
#define CSL_CIC0_GPIO_INT48 (0x00000077)
#define CSL_CIC0_GPIO_INT49 (0x00000078)
#define CSL_CIC0_GPIO_INT50 (0x00000079)
#define CSL_CIC0_GPIO_INT51 (0x0000007A)
#define CSL_CIC0_GPIO_INT52 (0x0000007B)
#define CSL_CIC0_GPIO_INT53 (0x0000007C)
#define CSL_CIC0_GPIO_INT54 (0x0000007D)
#define CSL_CIC0_GPIO_INT55 (0x0000007E)
#define CSL_CIC0_GPIO_INT56 (0x0000007F)
#define CSL_CIC0_AEMIF_EASYNCERR (0x00000080)
#define CSL_CIC0_PCIE_0_INT12 (0x00000081)
#define CSL_CIC0_PCIE_INT12 (0x00000081)
#define CSL_CIC0_PCIE_0_INT13 (0x00000082)
#define CSL_CIC0_PCIE_INT13 (0x00000082)
#define CSL_CIC0_NETCP_SWITCH_STAT_INT0 (0x00000083)
#define CSL_CIC0_NETCP_SWITCH_STAT_INT1 (0x00000084)
#define CSL_CIC0_QMSS_INTD_1_PKTDMA_0 (0x00000085)
#define CSL_CIC0_QMSS_INTD_1_PKTDMA_1 (0x00000086)
#define CSL_CIC0_GPIO_INT57 (0x00000087)
#define CSL_CIC0_NETCP_SWITCH_INT (0x00000088)
#define CSL_CIC0_SR_0_SMARTREFLEX_INTREQ0 (0x00000089)
#define CSL_CIC0_SR_0_SMARTREFLEX_INTREQ1 (0x0000008A)
#define CSL_CIC0_SR_0_SMARTREFLEX_INTREQ2 (0x0000008B)
#define CSL_CIC0_SR_0_SMARTREFLEX_INTREQ3 (0x0000008C)
#define CSL_CIC0_SR_0_VPNOSMPSACK (0x0000008D)
#define CSL_CIC0_SR_0_VPEQVALUE (0x0000008E)
#define CSL_CIC0_SR_0_VPMAXVDD (0x0000008F)
#define CSL_CIC0_SR_0_VPMINVDD (0x00000090)
#define CSL_CIC0_SR_0_VPINIDLE (0x00000091)
#define CSL_CIC0_SR_0_VPOPPCHANGEDONE (0x00000092)
#define CSL_CIC0_DFT_PBIST_CPU_INT (0x00000093)
#define CSL_CIC0_UART_0_UARTINT (0x00000094)
#define CSL_CIC0_UART_0_URXEVT (0x00000095)
#define CSL_CIC0_UART_0_UTXEVT (0x00000096)
#define CSL_CIC0_QMSS_QUE_PEND_657 (0x00000097)
#define CSL_CIC0_QMSS_QUE_PEND_658 (0x00000098)
#define CSL_CIC0_QMSS_QUE_PEND_659 (0x00000099)
#define CSL_CIC0_QMSS_QUE_PEND_660 (0x0000009A)
#define CSL_CIC0_QMSS_QUE_PEND_661 (0x0000009B)
#define CSL_CIC0_QMSS_QUE_PEND_662 (0x0000009C)
#define CSL_CIC0_QMSS_QUE_PEND_663 (0x0000009D)
#define CSL_CIC0_QMSS_QUE_PEND_664 (0x0000009E)
#define CSL_CIC0_QMSS_QUE_PEND_665 (0x0000009F)
#define CSL_CIC0_SR_0_VPSMPSACK (0x000000A0)
#define CSL_CIC0_ARM_TBR_DMA (0x000000A1)
#define CSL_CIC0_ARM_TBR_ACQ (0x000000A2)
#define CSL_CIC0_ARM_NINTERRIRQ (0x000000A3)
#define CSL_CIC0_ARM_NAXIERRIRQ (0x000000A4)
#define CSL_CIC0_SR_0_SR_TEMPSENSOR (0x000000A5)
#define CSL_CIC0_SR_0_SR_TIMERINT (0x000000A6)
#define CSL_CIC0_IQNET_ATEVT_8 (0x000000A7)
#define CSL_CIC0_IQNET_ATEVT_9 (0x000000A8)
#define CSL_CIC0_IQNET_ATEVT_10 (0x000000A9)
#define CSL_CIC0_IQNET_ATEVT_11 (0x000000AA)
#define CSL_CIC0_IQNET_ATEVT_12 (0x000000AB)
#define CSL_CIC0_IQNET_ATEVT_13 (0x000000AC)
#define CSL_CIC0_IQNET_ATEVT_14 (0x000000AD)
#define CSL_CIC0_IQNET_ATEVT_15 (0x000000AE)
#define CSL_CIC0_QMSS_QUE_PEND_589 (0x000000AF)
#define CSL_CIC0_QMSS_QUE_PEND_631 (0x000000B0)
#define CSL_CIC0_QMSS_QUE_PEND_632 (0x000000B1)
#define CSL_CIC0_QMSS_QUE_PEND_633 (0x000000B2)
#define CSL_CIC0_QMSS_QUE_PEND_634 (0x000000B3)
#define CSL_CIC0_QMSS_QUE_PEND_635 (0x000000B4)
#define CSL_CIC0_QMSS_QUE_PEND_636 (0x000000B5)
#define CSL_CIC0_QMSS_QUE_PEND_642 (0x000000B6)
#define CSL_CIC0_TIMER_3_INTL (0x000000B7)
#define CSL_CIC0_TIMER_3_INTH (0x000000B8)
#define CSL_CIC0_TIMER_2_INTL (0x000000B9)
#define CSL_CIC0_TIMER_2_INTH (0x000000BA)
#define CSL_CIC0_TIMER_1_INTL (0x000000BB)
#define CSL_CIC0_TIMER_1_INTH (0x000000BC)
#define CSL_CIC0_TIMER_0_INTL (0x000000BD)
#define CSL_CIC0_TIMER_0_INTH (0x000000BE)
#define CSL_CIC0_TCP3D_0_INT (0x000000BF)
#define CSL_CIC0_TCP3D_1_INT (0x000000C0)
#define CSL_CIC0_QMSS_QUE_PEND_643 (0x000000C1)
#define CSL_CIC0_QMSS_QUE_PEND_644 (0x000000C2)
#define CSL_CIC0_TCP3D_0_REVT0 (0x000000C3)
#define CSL_CIC0_TCP3D_0_REVT1 (0x000000C4)
#define CSL_CIC0_TCP3D_1_REVT0 (0x000000C5)
#define CSL_CIC0_TCP3D_1_REVT1 (0x000000C6)
#define CSL_CIC0_IQNET_INT0 (0x000000C7)
#define CSL_CIC0_IQNET_INT1 (0x000000C8)
#define CSL_CIC0_IQNET_PKTDMA_STARVE (0x000000C9)
#define CSL_CIC0_PCIE_0_INT0 (0x000000CA)
#define CSL_CIC0_PCIE_INT0 (0x000000CA)
#define CSL_CIC0_TAC_INT (0x000000CB)
#define CSL_CIC0_TAC_DEVT0 (0x000000CC)
#define CSL_CIC0_TAC_DEVT1 (0x000000CD)
#define CSL_CIC0_QMSS_QUE_PEND_645 (0x000000CE)
#define CSL_CIC0_QMSS_QUE_PEND_646 (0x000000CF)
#define CSL_CIC0_QMSS_QUE_PEND_647 (0x000000D0)
#define CSL_CIC0_QMSS_QUE_PEND_648 (0x000000D1)
#define CSL_CIC0_QMSS_QUE_PEND_649 (0x000000D2)
#define CSL_CIC0_QMSS_QUE_PEND_650 (0x000000D3)
#define CSL_CIC0_QMSS_QUE_PEND_651 (0x000000D4)
#define CSL_CIC0_QMSS_QUE_PEND_605 (0x000000D5)
#define CSL_CIC0_QMSS_QUE_PEND_606 (0x000000D6)
#define CSL_CIC0_QMSS_QUE_PEND_607 (0x000000D7)
#define CSL_CIC0_QMSS_QUE_PEND_608 (0x000000D8)
#define CSL_CIC0_QMSS_QUE_PEND_609 (0x000000D9)
#define CSL_CIC0_QMSS_QUE_PEND_610 (0x000000DA)
#define CSL_CIC0_QMSS_QUE_PEND_611 (0x000000DB)
#define CSL_CIC0_QMSS_QUE_PEND_612 (0x000000DC)
#define CSL_CIC0_QMSS_QUE_PEND_613 (0x000000DD)
#define CSL_CIC0_QMSS_QUE_PEND_614 (0x000000DE)
#define CSL_CIC0_QMSS_QUE_PEND_615 (0x000000DF)
#define CSL_CIC0_QMSS_QUE_PEND_616 (0x000000E0)
#define CSL_CIC0_QMSS_QUE_PEND_617 (0x000000E1)
#define CSL_CIC0_QMSS_QUE_PEND_618 (0x000000E2)
#define CSL_CIC0_QMSS_QUE_PEND_619 (0x000000E3)
#define CSL_CIC0_QMSS_QUE_PEND_620 (0x000000E4)
#define CSL_CIC0_QMSS_QUE_PEND_621 (0x000000E5)
#define CSL_CIC0_QMSS_QUE_PEND_622 (0x000000E6)
#define CSL_CIC0_QMSS_QUE_PEND_623 (0x000000E7)
#define CSL_CIC0_QMSS_QUE_PEND_624 (0x000000E8)
#define CSL_CIC0_UART_1_UARTINT (0x000000E9)
#define CSL_CIC0_UART_1_URXEVT (0x000000EA)
#define CSL_CIC0_UART_1_UTXEVT (0x000000EB)
#define CSL_CIC0_I2C_1_INT (0x000000EC)
#define CSL_CIC0_I2C_1_REVT (0x000000ED)
#define CSL_CIC0_I2C_1_XEVT (0x000000EE)
#define CSL_CIC0_SPI_1_INT0 (0x000000EF)
#define CSL_CIC0_SPI_1_INT1 (0x000000F0)
#define CSL_CIC0_SPI_1_XEVT (0x000000F1)
#define CSL_CIC0_SPI_1_REVT (0x000000F2)
#define CSL_CIC0_MPU_5_INT (0x000000F3)
#define CSL_CIC0_MPU_8_INT (0x000000F4)
#define CSL_CIC0_MPU_9_INT (0x000000F5)
#define CSL_CIC0_MPU_11_INT (0x000000F6)
#define CSL_CIC0_MPU_4_INT (0x000000F7)
#define CSL_CIC0_MPU_15_INT (0x000000F8)
#define CSL_CIC0_MPU_7_INT (0x000000F9)
#define CSL_CIC0_MPU_10_INT (0x000000FA)
#define CSL_CIC0_SPI_2_INT0 (0x000000FB)
#define CSL_CIC0_SPI_2_INT1 (0x000000FC)
#define CSL_CIC0_SPI_2_XEVT (0x000000FD)
#define CSL_CIC0_SPI_2_REVT (0x000000FE)
#define CSL_CIC0_I2C_2_INT (0x000000FF)
#define CSL_CIC0_I2C_2_REVT (0x00000100)
#define CSL_CIC0_I2C_2_XEVT (0x00000101)
#define CSL_CIC0_GPIO_INT58 (0x00000102)
#define CSL_CIC0_GPIO_INT59 (0x00000103)
#define CSL_CIC0_GPIO_INT60 (0x00000104)
#define CSL_CIC0_GPIO_INT61 (0x00000105)
#define CSL_CIC0_GPIO_INT62 (0x00000106)
#define CSL_CIC0_GPIO_INT63 (0x00000107)
#define CSL_CIC0_USIM_PONIRQ (0x00000108)
#define CSL_CIC0_USIM_RREQ (0x00000109)
#define CSL_CIC0_USIM_WREQ (0x0000010A)
#define CSL_CIC0_BCP_INT0 (0x0000010B)
#define CSL_CIC0_BCP_INT1 (0x0000010C)
#define CSL_CIC0_BCP_INT2 (0x0000010D)
#define CSL_CIC0_BCP_INT3 (0x0000010E)
#define CSL_CIC0_RAC_0_TRACE_GCCP0 (0x0000010F)
#define CSL_CIC0_RAC_0_TRACE_GCCP1 (0x00000110)
#define CSL_CIC0_QMSS_QUE_PEND_625 (0x00000111)
#define CSL_CIC0_QMSS_QUE_PEND_626 (0x00000112)
#define CSL_CIC0_QMSS_QUE_PEND_627 (0x00000113)
#define CSL_CIC0_QMSS_QUE_PEND_628 (0x00000114)
#define CSL_CIC0_QMSS_QUE_PEND_629 (0x00000115)
#define CSL_CIC0_QMSS_QUE_PEND_630 (0x00000116)
#define CSL_CIC0_PCIE_0_INT4 (0x00000117)
#define CSL_CIC0_PCIE_INT4 (0x00000117)
#define CSL_CIC0_PCIE_0_INT5 (0x00000118)
#define CSL_CIC0_PCIE_INT5 (0x00000118)
#define CSL_CIC0_PCIE_0_INT6 (0x00000119)
#define CSL_CIC0_PCIE_INT6 (0x00000119)
#define CSL_CIC0_PCIE_0_INT7 (0x0000011A)
#define CSL_CIC0_PCIE_INT7 (0x0000011A)
#define CSL_CIC0_MSMC_MPF_ERROR5 (0x0000011B)
#define CSL_CIC0_MSMC_MPF_ERROR6 (0x0000011C)
#define CSL_CIC0_MSMC_MPF_ERROR7 (0x0000011D)
#define CSL_CIC0_PCIE_1_INT1 (0x0000011E)
#define CSL_CIC0_PCIE_1_INT2 (0x0000011F)
#define CSL_CIC0_PCIE_1_INT3 (0x00000120)
#define CSL_CIC0_PCIE_1_INT4 (0x00000121)
#define CSL_CIC0_TRACER_RAC_1_INT (0x00000122)
#define CSL_CIC0_TRACER_RAC_FE_INT (0x00000123)
#define CSL_CIC0_QMSS_QUE_PEND_666 (0x00000124)
#define CSL_CIC0_QMSS_QUE_PEND_667 (0x00000125)
#define CSL_CIC0_QMSS_QUE_PEND_668 (0x00000126)
#define CSL_CIC0_QMSS_QUE_PEND_669 (0x00000127)
#define CSL_CIC0_QMSS_QUE_PEND_670 (0x00000128)
#define CSL_CIC0_QMSS_QUE_PEND_671 (0x00000129)
#define CSL_CIC0_QMSS_QUE_PEND_672 (0x0000012A)
#define CSL_CIC0_QMSS_QUE_PEND_673 (0x0000012B)
#define CSL_CIC0_QMSS_QUE_PEND_674 (0x0000012C)
#define CSL_CIC0_QMSS_QUE_PEND_675 (0x0000012D)
#define CSL_CIC0_QMSS_QUE_PEND_676 (0x0000012E)
#define CSL_CIC0_QMSS_QUE_PEND_677 (0x0000012F)
#define CSL_CIC0_QMSS_QUE_PEND_678 (0x00000130)
#define CSL_CIC0_QMSS_QUE_PEND_679 (0x00000131)
#define CSL_CIC0_QMSS_QUE_PEND_680 (0x00000132)
#define CSL_CIC0_QMSS_QUE_PEND_681 (0x00000133)
#define CSL_CIC0_QMSS_QUE_PEND_682 (0x00000134)
#define CSL_CIC0_QMSS_QUE_PEND_683 (0x00000135)
#define CSL_CIC0_QMSS_QUE_PEND_684 (0x00000136)
#define CSL_CIC0_QMSS_QUE_PEND_685 (0x00000137)
#define CSL_CIC0_QMSS_QUE_PEND_686 (0x00000138)
#define CSL_CIC0_QMSS_QUE_PEND_687 (0x00000139)
#define CSL_CIC0_QMSS_QUE_PEND_590 (0x0000013A)
#define CSL_CIC0_QMSS_QUE_PEND_591 (0x0000013B)
#define CSL_CIC0_QMSS_QUE_PEND_592 (0x0000013C)
#define CSL_CIC0_QMSS_QUE_PEND_593 (0x0000013D)
#define CSL_CIC0_NETCP_GLOBAL_STARVE_INT (0x0000013E)
#define CSL_CIC0_NETCP_LOCAL_STARVE_INT (0x0000013F)
#define CSL_CIC0_QMSS_INTD_1_LOW_0 (0x00000140)
#define CSL_CIC0_QMSS_INTD_1_LOW_1 (0x00000141)
#define CSL_CIC0_QMSS_INTD_1_LOW_2 (0x00000142)
#define CSL_CIC0_QMSS_INTD_1_LOW_3 (0x00000143)
#define CSL_CIC0_QMSS_INTD_1_LOW_4 (0x00000144)
#define CSL_CIC0_QMSS_INTD_1_LOW_5 (0x00000145)
#define CSL_CIC0_QMSS_INTD_1_LOW_6 (0x00000146)
#define CSL_CIC0_QMSS_INTD_1_LOW_7 (0x00000147)
#define CSL_CIC0_QMSS_INTD_1_LOW_8 (0x00000148)
#define CSL_CIC0_QMSS_INTD_1_LOW_9 (0x00000149)
#define CSL_CIC0_QMSS_INTD_1_LOW_10 (0x0000014A)
#define CSL_CIC0_QMSS_INTD_1_LOW_11 (0x0000014B)
#define CSL_CIC0_QMSS_INTD_1_LOW_12 (0x0000014C)
#define CSL_CIC0_QMSS_INTD_1_LOW_13 (0x0000014D)
#define CSL_CIC0_QMSS_INTD_1_LOW_14 (0x0000014E)
#define CSL_CIC0_QMSS_INTD_1_LOW_15 (0x0000014F)
#define CSL_CIC0_QMSS_INTD_2_LOW_0 (0x00000150)
#define CSL_CIC0_QMSS_INTD_2_LOW_1 (0x00000151)
#define CSL_CIC0_QMSS_INTD_2_LOW_2 (0x00000152)
#define CSL_CIC0_QMSS_INTD_2_LOW_3 (0x00000153)
#define CSL_CIC0_QMSS_INTD_2_LOW_4 (0x00000154)
#define CSL_CIC0_QMSS_INTD_2_LOW_5 (0x00000155)
#define CSL_CIC0_QMSS_INTD_2_LOW_6 (0x00000156)
#define CSL_CIC0_QMSS_INTD_2_LOW_7 (0x00000157)
#define CSL_CIC0_QMSS_INTD_2_LOW_8 (0x00000158)
#define CSL_CIC0_QMSS_INTD_2_LOW_9 (0x00000159)
#define CSL_CIC0_QMSS_INTD_2_LOW_10 (0x0000015A)
#define CSL_CIC0_QMSS_INTD_2_LOW_11 (0x0000015B)
#define CSL_CIC0_QMSS_INTD_2_LOW_12 (0x0000015C)
#define CSL_CIC0_QMSS_INTD_2_LOW_13 (0x0000015D)
#define CSL_CIC0_QMSS_INTD_2_LOW_14 (0x0000015E)
#define CSL_CIC0_QMSS_INTD_2_LOW_15 (0x0000015F)
#define CSL_CIC0_TRACER_EDMACC_0 (0x00000160)
#define CSL_CIC0_TRACER_EDMACC_123_INT (0x00000161)
#define CSL_CIC0_TRACER_CIC_INT (0x00000162)
#define CSL_CIC0_TRACER_MSMC_4_INT (0x00000163)
#define CSL_CIC0_TRACER_MSMC_5_INT (0x00000164)
#define CSL_CIC0_TRACER_MSMC_6_INT (0x00000165)
#define CSL_CIC0_TRACER_MSMC_7_INT (0x00000166)
#define CSL_CIC0_TRACER_SPI_ROM_EMIF_INT (0x00000167)
#define CSL_CIC0_TRACER_QMSS_QM_CFG2_INT (0x00000168)
#define CSL_CIC0_TRACER_TAC_BE_INT (0x00000169)
#define CSL_CIC0_TRACER_CFG_3P_U_INT (0x0000016A)
#define CSL_CIC0_TRACER_DDR_1_INT (0x0000016B)
#define CSL_CIC0_PCIE_0_INT1 (0x0000016C)
#define CSL_CIC0_PCIE_INT1 (0x0000016C)
#define CSL_CIC0_NETCP_SWITCH_STAT_INT4 (0x0000016D)
#define CSL_CIC0_VCP_0_INT0 (0x0000016E)
#define CSL_CIC0_VCP_0_INT1 (0x0000016F)
#define CSL_CIC0_VCP_0_INT2 (0x00000170)
#define CSL_CIC0_VCP_0_INT3 (0x00000171)
#define CSL_CIC0_QMSS_QUE_PEND_594 (0x00000172)
#define CSL_CIC0_QMSS_QUE_PEND_595 (0x00000173)
#define CSL_CIC0_QMSS_QUE_PEND_596 (0x00000174)
#define CSL_CIC0_QMSS_QUE_PEND_597 (0x00000175)
#define CSL_CIC0_VCP_0_REVT0 (0x00000176)
#define CSL_CIC0_VCP_0_XEVT0 (0x00000177)
#define CSL_CIC0_VCP_0_REVT1 (0x00000178)
#define CSL_CIC0_VCP_0_XEVT1 (0x00000179)
#define CSL_CIC0_VCP_0_REVT2 (0x0000017A)
#define CSL_CIC0_VCP_0_XEVT2 (0x0000017B)
#define CSL_CIC0_VCP_0_REVT3 (0x0000017C)
#define CSL_CIC0_VCP_0_XEVT3 (0x0000017D)
#define CSL_CIC0_QMSS_QUE_PEND_598 (0x0000017E)
#define CSL_CIC0_QMSS_QUE_PEND_599 (0x0000017F)
#define CSL_CIC0_QMSS_QUE_PEND_600 (0x00000180)
#define CSL_CIC0_QMSS_QUE_PEND_601 (0x00000181)
#define CSL_CIC0_QMSS_QUE_PEND_602 (0x00000182)
#define CSL_CIC0_QMSS_QUE_PEND_603 (0x00000183)
#define CSL_CIC0_QMSS_QUE_PEND_604 (0x00000184)
#define CSL_CIC0_QMSS_QUE_PEND_570 (0x00000185)
#define CSL_CIC0_FFTC_0_INT0 (0x00000186)
#define CSL_CIC0_FFTC_0_INT1 (0x00000187)
#define CSL_CIC0_FFTC_0_INT2 (0x00000188)
#define CSL_CIC0_FFTC_0_INT3 (0x00000189)
#define CSL_CIC0_FFTC_1_INT0 (0x0000018A)
#define CSL_CIC0_FFTC_1_INT1 (0x0000018B)
#define CSL_CIC0_FFTC_1_INT2 (0x0000018C)
#define CSL_CIC0_FFTC_1_INT3 (0x0000018D)
#define CSL_CIC0_QMSS_QUE_PEND_571 (0x0000018E)
#define CSL_CIC0_QMSS_QUE_PEND_572 (0x0000018F)
#define CSL_CIC0_QMSS_QUE_PEND_573 (0x00000190)
#define CSL_CIC0_QMSS_QUE_PEND_574 (0x00000191)
#define CSL_CIC0_QMSS_QUE_PEND_575 (0x00000192)
#define CSL_CIC0_QMSS_QUE_PEND_576 (0x00000193)
#define CSL_CIC0_QMSS_QUE_PEND_577 (0x00000194)
#define CSL_CIC0_QMSS_QUE_PEND_578 (0x00000195)
#define CSL_CIC0_QMSS_QUE_PEND_579 (0x00000196)
#define CSL_CIC0_QMSS_QUE_PEND_580 (0x00000197)
#define CSL_CIC0_QMSS_QUE_PEND_581 (0x00000198)
#define CSL_CIC0_QMSS_QUE_PEND_582 (0x00000199)
#define CSL_CIC0_QMSS_QUE_PEND_583 (0x0000019A)
#define CSL_CIC0_QMSS_QUE_PEND_584 (0x0000019B)
#define CSL_CIC0_QMSS_QUE_PEND_585 (0x0000019C)
#define CSL_CIC0_QMSS_QUE_PEND_586 (0x0000019D)
#define CSL_CIC0_IQNET_ATEVT_16 (0x0000019E)
#define CSL_CIC0_IQNET_ATEVT_17 (0x0000019F)
#define CSL_CIC0_IQNET_ATEVT_18 (0x000001A0)
#define CSL_CIC0_IQNET_ATEVT_19 (0x000001A1)
#define CSL_CIC0_IQNET_ATEVT_20 (0x000001A2)
#define CSL_CIC0_IQNET_ATEVT_21 (0x000001A3)
#define CSL_CIC0_IQNET_ATEVT_22 (0x000001A4)
#define CSL_CIC0_IQNET_ATEVT_23 (0x000001A5)
#define CSL_CIC0_USB_INT00 (0x000001A6)
#define CSL_CIC0_USB_INT04 (0x000001A7)
#define CSL_CIC0_USB_INT05 (0x000001A8)
#define CSL_CIC0_USB_INT06 (0x000001A9)
#define CSL_CIC0_USB_INT07 (0x000001AA)
#define CSL_CIC0_USB_INT08 (0x000001AB)
#define CSL_CIC0_USB_INT09 (0x000001AC)
#define CSL_CIC0_USB_INT10 (0x000001AD)
#define CSL_CIC0_USB_INT11 (0x000001AE)
#define CSL_CIC0_USB_MISCINT (0x000001AF)
#define CSL_CIC0_USB_OABSINT (0x000001B0)
#define CSL_CIC0_TIMER_12_INTL (0x000001B1)
#define CSL_CIC0_TIMER_12_INTH (0x000001B2)
#define CSL_CIC0_TIMER_13_INTL (0x000001B3)
#define CSL_CIC0_TIMER_13_INTH (0x000001B4)
#define CSL_CIC0_PCIE_0_INT2 (0x000001B5)
#define CSL_CIC0_PCIE_INT2 (0x000001B5)
#define CSL_CIC0_PCIE_0_INT3 (0x000001B6)
#define CSL_CIC0_PCIE_INT3 (0x000001B6)
#define CSL_CIC0_TIMER_17_INTH (0x000001B7)
#define CSL_CIC0_TIMER_16_INTH (0x000001B8)
#define CSL_CIC0_TIMER_16_INTL (0x000001B9)
#define CSL_CIC0_TIMER_17_INTL (0x000001BA)
#define CSL_CIC0_QMSS_QUE_PEND_587 (0x000001BB)
#define CSL_CIC0_PCIE_1_INT5 (0x000001BC)
#define CSL_CIC0_PCIE_1_INT6 (0x000001BD)
#define CSL_CIC0_GPIO_INT16 (0x000001BE)
#define CSL_CIC0_GPIO_INT17 (0x000001BF)
#define CSL_CIC0_GPIO_INT18 (0x000001C0)
#define CSL_CIC0_GPIO_INT19 (0x000001C1)
#define CSL_CIC0_GPIO_INT20 (0x000001C2)
#define CSL_CIC0_GPIO_INT21 (0x000001C3)
#define CSL_CIC0_GPIO_INT22 (0x000001C4)
#define CSL_CIC0_GPIO_INT23 (0x000001C5)
#define CSL_CIC0_GPIO_INT24 (0x000001C6)
#define CSL_CIC0_GPIO_INT25 (0x000001C7)
#define CSL_CIC0_GPIO_INT26 (0x000001C8)
#define CSL_CIC0_GPIO_INT27 (0x000001C9)
#define CSL_CIC0_GPIO_INT28 (0x000001CA)
#define CSL_CIC0_GPIO_INT29 (0x000001CB)
#define CSL_CIC0_GPIO_INT30 (0x000001CC)
#define CSL_CIC0_GPIO_INT31 (0x000001CD)
#define CSL_CIC0_GPIO_INT32 (0x000001CE)
#define CSL_CIC0_GPIO_INT33 (0x000001CF)
#define CSL_CIC0_GPIO_INT34 (0x000001D0)
#define CSL_CIC0_GPIO_INT35 (0x000001D1)
#define CSL_CIC0_GPIO_INT36 (0x000001D2)
#define CSL_CIC0_GPIO_INT37 (0x000001D3)
#define CSL_CIC0_GPIO_INT38 (0x000001D4)
#define CSL_CIC0_GPIO_INT39 (0x000001D5)
#define CSL_CIC0_NETCP_SWITCH_STAT_INT2 (0x000001D6)
#define CSL_CIC0_NETCP_SWITCH_STAT_INT3 (0x000001D7)
#define CSL_CIC0_PCIE_1_INT7 (0x000001D8)
#define CSL_CIC0_PCIE_1_INT12 (0x000001D9)
#define CSL_CIC0_PCIE_1_INT13 (0x000001DA)

/*
 * Auto-generated CSL section
 */
#define CIC2_EVENT_CNT 478
#define CSL_CIC2_GPIO_INT8 (0x00000000)
#define CSL_CIC2_GPIO_INT9 (0x00000001)
#define CSL_CIC2_GPIO_INT10 (0x00000002)
#define CSL_CIC2_GPIO_INT11 (0x00000003)
#define CSL_CIC2_GPIO_INT12 (0x00000004)
#define CSL_CIC2_GPIO_INT13 (0x00000005)
#define CSL_CIC2_GPIO_INT14 (0x00000006)
#define CSL_CIC2_GPIO_INT15 (0x00000007)
#define CSL_CIC2_DBGTBR_DMAINT (0x00000008)
#define CSL_CIC2_RESERVED_9 (0x00000009)
#define CSL_CIC2_RESERVED_10 (0x0000000A)
#define CSL_CIC2_TETB_FULLINT0 (0x0000000B)
#define CSL_CIC2_TETB_HFULLINT0 (0x0000000C)
#define CSL_CIC2_TETB_ACQINT0 (0x0000000D)
#define CSL_CIC2_TETB_FULLINT1 (0x0000000E)
#define CSL_CIC2_TETB_HFULLINT1 (0x0000000F)
#define CSL_CIC2_TETB_ACQINT1 (0x00000010)
#define CSL_CIC2_TETB_FULLINT2 (0x00000011)
#define CSL_CIC2_TETB_HFULLINT2 (0x00000012)
#define CSL_CIC2_TETB_ACQINT2 (0x00000013)
#define CSL_CIC2_TETB_FULLINT3 (0x00000014)
#define CSL_CIC2_TETB_HFULLINT3 (0x00000015)
#define CSL_CIC2_TETB_ACQINT3 (0x00000016)
#define CSL_CIC2_DFT_PBIST_CPU_INT (0x00000017)
#define CSL_CIC2_QMSS_INTD_1_HIGH_16 (0x00000018)
#define CSL_CIC2_QMSS_INTD_1_HIGH_17 (0x00000019)
#define CSL_CIC2_QMSS_INTD_1_HIGH_18 (0x0000001A)
#define CSL_CIC2_QMSS_INTD_1_HIGH_19 (0x0000001B)
#define CSL_CIC2_QMSS_INTD_1_HIGH_20 (0x0000001C)
#define CSL_CIC2_QMSS_INTD_1_HIGH_21 (0x0000001D)
#define CSL_CIC2_QMSS_INTD_1_HIGH_22 (0x0000001E)
#define CSL_CIC2_QMSS_INTD_1_HIGH_23 (0x0000001F)
#define CSL_CIC2_QMSS_INTD_1_HIGH_24 (0x00000020)
#define CSL_CIC2_QMSS_INTD_1_HIGH_25 (0x00000021)
#define CSL_CIC2_QMSS_INTD_1_HIGH_26 (0x00000022)
#define CSL_CIC2_QMSS_INTD_1_HIGH_27 (0x00000023)
#define CSL_CIC2_QMSS_INTD_1_HIGH_28 (0x00000024)
#define CSL_CIC2_QMSS_INTD_1_HIGH_29 (0x00000025)
#define CSL_CIC2_QMSS_INTD_1_HIGH_30 (0x00000026)
#define CSL_CIC2_QMSS_INTD_1_HIGH_31 (0x00000027)
#define CSL_CIC2_NETCP_MDIO_LINK_INT0 (0x00000028)
#define CSL_CIC2_NETCP_MDIO_LINK_INT1 (0x00000029)
#define CSL_CIC2_NETCP_MDIO_USER_INT0 (0x0000002A)
#define CSL_CIC2_NETCP_MDIO_USER_INT1 (0x0000002B)
#define CSL_CIC2_NETCP_MISC_INT (0x0000002C)
#define CSL_CIC2_TRACER_CORE_0_INT (0x0000002D)
#define CSL_CIC2_TRACER_CORE_1_INT (0x0000002E)
#define CSL_CIC2_TRACER_CORE_2_INT (0x0000002F)
#define CSL_CIC2_TRACER_CORE_3_INT (0x00000030)
#define CSL_CIC2_TRACER_DDR_INT (0x00000031)
#define CSL_CIC2_TRACER_MSMC_0_INT (0x00000032)
#define CSL_CIC2_TRACER_MSMC_1_INT (0x00000033)
#define CSL_CIC2_TRACER_MSMC_2_INT (0x00000034)
#define CSL_CIC2_TRACER_MSMC_3_INT (0x00000035)
#define CSL_CIC2_TRACER_CFG_INT (0x00000036)
#define CSL_CIC2_TRACER_QMSS_QM_CFG1_INT (0x00000037)
#define CSL_CIC2_TRACER_QMSS_DMA_INT (0x00000038)
#define CSL_CIC2_TRACER_SEM_INT (0x00000039)
#define CSL_CIC2_SEM_ERR0 (0x0000003A)
#define CSL_CIC2_SEM_ERR1 (0x0000003B)
#define CSL_CIC2_SEM_ERR2 (0x0000003C)
#define CSL_CIC2_SEM_ERR3 (0x0000003D)
#define CSL_CIC2_BOOTCFG_INT (0x0000003E)
#define CSL_CIC2_NETCP_GLOBAL_STARVE_INT (0x0000003F)
#define CSL_CIC2_MPU_0_INT (0x00000040)
#define CSL_CIC2_MSMC_SCRUB_CERROR (0x00000041)
#define CSL_CIC2_MPU_1_INT (0x00000042)
#define CSL_CIC2_NETCP_LOCAL_STARVE_INT (0x00000043)
#define CSL_CIC2_MPU_2_INT (0x00000044)
#define CSL_CIC2_QMSS_INTD_1_PKTDMA_0 (0x00000045)
#define CSL_CIC2_RESERVED_70 (0x00000046)
#define CSL_CIC2_QMSS_INTD_1_PKTDMA_1 (0x00000047)
#define CSL_CIC2_MSMC_DEDC_CERROR (0x00000048)
#define CSL_CIC2_MSMC_DEDC_NC_ERROR (0x00000049)
#define CSL_CIC2_MSMC_SCRUB_NC_ERROR (0x0000004A)
#define CSL_CIC2_OSR_ECC_INT (0x0000004B)
#define CSL_CIC2_MSMC_MPF_ERROR0 (0x0000004C)
#define CSL_CIC2_MSMC_MPF_ERROR1 (0x0000004D)
#define CSL_CIC2_MSMC_MPF_ERROR2 (0x0000004E)
#define CSL_CIC2_MSMC_MPF_ERROR3 (0x0000004F)
#define CSL_CIC2_MSMC_MPF_ERROR4 (0x00000050)
#define CSL_CIC2_MSMC_MPF_ERROR5 (0x00000051)
#define CSL_CIC2_MSMC_MPF_ERROR6 (0x00000052)
#define CSL_CIC2_MSMC_MPF_ERROR7 (0x00000053)
#define CSL_CIC2_MSMC_MPF_ERROR8 (0x00000054)
#define CSL_CIC2_MSMC_MPF_ERROR9 (0x00000055)
#define CSL_CIC2_MSMC_MPF_ERROR10 (0x00000056)
#define CSL_CIC2_MSMC_MPF_ERROR11 (0x00000057)
#define CSL_CIC2_MSMC_MPF_ERROR12 (0x00000058)
#define CSL_CIC2_MSMC_MPF_ERROR13 (0x00000059)
#define CSL_CIC2_MSMC_MPF_ERROR14 (0x0000005A)
#define CSL_CIC2_MSMC_MPF_ERROR15 (0x0000005B)
#define CSL_CIC2_NETCP_PBIST_CPU_INT (0x0000005C)
#define CSL_CIC2_NETCP_PA_ECC_INT (0x0000005D)
#define CSL_CIC2_NETCP_SA_ECC_INT (0x0000005E)
#define CSL_CIC2_NETCP_SWITCH_ECC_INT (0x0000005F)
#define CSL_CIC2_QMSS_ECC_INTR (0x00000060)
#define CSL_CIC2_RAC_0_DP_ECC_INT (0x00000061)
#define CSL_CIC2_TAC_ECC_INT (0x00000062)
#define CSL_CIC2_RAC_0_BE_ECC_INT (0x00000063)
#define CSL_CIC2_QMSS_QUE_PEND_637 (0x00000064)
#define CSL_CIC2_QMSS_QUE_PEND_638 (0x00000065)
#define CSL_CIC2_QMSS_QUE_PEND_639 (0x00000066)
#define CSL_CIC2_QMSS_QUE_PEND_640 (0x00000067)
#define CSL_CIC2_QMSS_QUE_PEND_641 (0x00000068)
#define CSL_CIC2_QMSS_QUE_PEND_642 (0x00000069)
#define CSL_CIC2_QMSS_QUE_PEND_643 (0x0000006A)
#define CSL_CIC2_QMSS_QUE_PEND_644 (0x0000006B)
#define CSL_CIC2_QMSS_QUE_PEND_645 (0x0000006C)
#define CSL_CIC2_QMSS_QUE_PEND_646 (0x0000006D)
#define CSL_CIC2_QMSS_QUE_PEND_647 (0x0000006E)
#define CSL_CIC2_QMSS_QUE_PEND_648 (0x0000006F)
#define CSL_CIC2_QMSS_QUE_PEND_649 (0x00000070)
#define CSL_CIC2_QMSS_QUE_PEND_650 (0x00000071)
#define CSL_CIC2_QMSS_QUE_PEND_651 (0x00000072)
#define CSL_CIC2_QMSS_QUE_PEND_605 (0x00000073)
#define CSL_CIC2_QMSS_QUE_PEND_606 (0x00000074)
#define CSL_CIC2_AEMIF_EASYNCERR (0x00000075)
#define CSL_CIC2_RESERVED_118 (0x00000076)
#define CSL_CIC2_RESERVED_119 (0x00000077)
#define CSL_CIC2_RESERVED_120 (0x00000078)
#define CSL_CIC2_RESERVED_121 (0x00000079)
#define CSL_CIC2_RESERVED_122 (0x0000007A)
#define CSL_CIC2_RESERVED_123 (0x0000007B)
#define CSL_CIC2_RESERVED_124 (0x0000007C)
#define CSL_CIC2_RESERVED_125 (0x0000007D)
#define CSL_CIC2_RESERVED_126 (0x0000007E)
#define CSL_CIC2_RESERVED_127 (0x0000007F)
#define CSL_CIC2_RESERVED_128 (0x00000080)
#define CSL_CIC2_RESERVED_129 (0x00000081)
#define CSL_CIC2_RESERVED_130 (0x00000082)
#define CSL_CIC2_RESERVED_131 (0x00000083)
#define CSL_CIC2_RESERVED_132 (0x00000084)
#define CSL_CIC2_RESERVED_133 (0x00000085)
#define CSL_CIC2_RESERVED_134 (0x00000086)
#define CSL_CIC2_RESERVED_135 (0x00000087)
#define CSL_CIC2_RESERVED_136 (0x00000088)
#define CSL_CIC2_RESERVED_137 (0x00000089)
#define CSL_CIC2_QMSS_INTD_1_HIGH_0 (0x0000008A)
#define CSL_CIC2_QMSS_INTD_1_HIGH_1 (0x0000008B)
#define CSL_CIC2_QMSS_INTD_1_HIGH_2 (0x0000008C)
#define CSL_CIC2_QMSS_INTD_1_HIGH_3 (0x0000008D)
#define CSL_CIC2_QMSS_INTD_1_HIGH_4 (0x0000008E)
#define CSL_CIC2_QMSS_INTD_1_HIGH_5 (0x0000008F)
#define CSL_CIC2_QMSS_INTD_1_HIGH_6 (0x00000090)
#define CSL_CIC2_QMSS_INTD_1_HIGH_7 (0x00000091)
#define CSL_CIC2_QMSS_INTD_1_HIGH_8 (0x00000092)
#define CSL_CIC2_QMSS_INTD_1_HIGH_9 (0x00000093)
#define CSL_CIC2_QMSS_INTD_1_HIGH_10 (0x00000094)
#define CSL_CIC2_QMSS_INTD_1_HIGH_11 (0x00000095)
#define CSL_CIC2_QMSS_INTD_1_HIGH_12 (0x00000096)
#define CSL_CIC2_QMSS_INTD_1_HIGH_13 (0x00000097)
#define CSL_CIC2_QMSS_INTD_1_HIGH_14 (0x00000098)
#define CSL_CIC2_QMSS_INTD_1_HIGH_15 (0x00000099)
#define CSL_CIC2_QMSS_INTD_2_HIGH_0 (0x0000009A)
#define CSL_CIC2_QMSS_INTD_2_HIGH_1 (0x0000009B)
#define CSL_CIC2_QMSS_INTD_2_HIGH_2 (0x0000009C)
#define CSL_CIC2_QMSS_INTD_2_HIGH_3 (0x0000009D)
#define CSL_CIC2_QMSS_INTD_2_HIGH_4 (0x0000009E)
#define CSL_CIC2_QMSS_INTD_2_HIGH_5 (0x0000009F)
#define CSL_CIC2_QMSS_INTD_2_HIGH_6 (0x000000A0)
#define CSL_CIC2_QMSS_INTD_2_HIGH_7 (0x000000A1)
#define CSL_CIC2_QMSS_INTD_2_HIGH_8 (0x000000A2)
#define CSL_CIC2_QMSS_INTD_2_HIGH_9 (0x000000A3)
#define CSL_CIC2_QMSS_INTD_2_HIGH_10 (0x000000A4)
#define CSL_CIC2_QMSS_INTD_2_HIGH_11 (0x000000A5)
#define CSL_CIC2_QMSS_INTD_2_HIGH_12 (0x000000A6)
#define CSL_CIC2_QMSS_INTD_2_HIGH_13 (0x000000A7)
#define CSL_CIC2_QMSS_INTD_2_HIGH_14 (0x000000A8)
#define CSL_CIC2_QMSS_INTD_2_HIGH_15 (0x000000A9)
#define CSL_CIC2_QMSS_INTD_2_HIGH_16 (0x000000AA)
#define CSL_CIC2_QMSS_INTD_2_HIGH_17 (0x000000AB)
#define CSL_CIC2_QMSS_INTD_2_HIGH_18 (0x000000AC)
#define CSL_CIC2_QMSS_INTD_2_HIGH_19 (0x000000AD)
#define CSL_CIC2_QMSS_INTD_2_HIGH_20 (0x000000AE)
#define CSL_CIC2_QMSS_INTD_2_HIGH_21 (0x000000AF)
#define CSL_CIC2_QMSS_INTD_2_HIGH_22 (0x000000B0)
#define CSL_CIC2_QMSS_INTD_2_HIGH_23 (0x000000B1)
#define CSL_CIC2_QMSS_INTD_2_HIGH_24 (0x000000B2)
#define CSL_CIC2_QMSS_INTD_2_HIGH_25 (0x000000B3)
#define CSL_CIC2_QMSS_INTD_2_HIGH_26 (0x000000B4)
#define CSL_CIC2_QMSS_INTD_2_HIGH_27 (0x000000B5)
#define CSL_CIC2_QMSS_INTD_2_HIGH_28 (0x000000B6)
#define CSL_CIC2_QMSS_INTD_2_HIGH_29 (0x000000B7)
#define CSL_CIC2_QMSS_INTD_2_HIGH_30 (0x000000B8)
#define CSL_CIC2_QMSS_INTD_2_HIGH_31 (0x000000B9)
#define CSL_CIC2_MPU_12_INT (0x000000BA)
#define CSL_CIC2_MPU_13_INT (0x000000BB)
#define CSL_CIC2_MPU_14_INT (0x000000BC)
#define CSL_CIC2_QMSS_QUE_PEND_607 (0x000000BD)
#define CSL_CIC2_QMSS_QUE_PEND_608 (0x000000BE)
#define CSL_CIC2_QMSS_QUE_PEND_609 (0x000000BF)
#define CSL_CIC2_QMSS_QUE_PEND_610 (0x000000C0)
#define CSL_CIC2_QMSS_QUE_PEND_611 (0x000000C1)
#define CSL_CIC2_QMSS_QUE_PEND_612 (0x000000C2)
#define CSL_CIC2_QMSS_QUE_PEND_613 (0x000000C3)
#define CSL_CIC2_QMSS_QUE_PEND_614 (0x000000C4)
#define CSL_CIC2_QMSS_QUE_PEND_615 (0x000000C5)
#define CSL_CIC2_QMSS_QUE_PEND_616 (0x000000C6)
#define CSL_CIC2_TRACER_QMSS_QM_CFG2_INT (0x000000C7)
#define CSL_CIC2_TRACER_EDMACC_0 (0x000000C8)
#define CSL_CIC2_TRACER_EDMACC_123_INT (0x000000C9)
#define CSL_CIC2_TRACER_CIC_INT (0x000000CA)
#define CSL_CIC2_MPU_4_INT (0x000000CB)
#define CSL_CIC2_MPU_5_INT (0x000000CC)
#define CSL_CIC2_MPU_15_INT (0x000000CD)
#define CSL_CIC2_MPU_7_INT (0x000000CE)
#define CSL_CIC2_MPU_8_INT (0x000000CF)
#define CSL_CIC2_RESERVED_208 (0x000000D0)
#define CSL_CIC2_RESERVED_209 (0x000000D1)
#define CSL_CIC2_SR_0_VPSMPSACK (0x000000D2)
#define CSL_CIC2_DDR3_0_ERR (0x000000D3)
#define CSL_CIC2_RESERVED_212 (0x000000D4)
#define CSL_CIC2_EDMACC_0_ERRINT (0x000000D5)
#define CSL_CIC2_EDMACC_0_MPINT (0x000000D6)
#define CSL_CIC2_EDMACC_0_TC_0_ERRINT (0x000000D7)
#define CSL_CIC2_EDMACC_0_TC_1_ERRINT (0x000000D8)
#define CSL_CIC2_EDMACC_1_ERRINT (0x000000D9)
#define CSL_CIC2_EDMACC_1_MPINT (0x000000DA)
#define CSL_CIC2_EDMACC_1_TC_0_ERRINT (0x000000DB)
#define CSL_CIC2_EDMACC_1_TC_1_ERRINT (0x000000DC)
#define CSL_CIC2_EDMACC_1_TC_2_ERRINT (0x000000DD)
#define CSL_CIC2_EDMACC_1_TC_3_ERRINT (0x000000DE)
#define CSL_CIC2_EDMACC_2_ERRINT (0x000000DF)
#define CSL_CIC2_EDMACC_2_MPINT (0x000000E0)
#define CSL_CIC2_EDMACC_2_TC_0_ERRINT (0x000000E1)
#define CSL_CIC2_EDMACC_2_TC_1_ERRINT (0x000000E2)
#define CSL_CIC2_EDMACC_2_TC_2_ERRINT (0x000000E3)
#define CSL_CIC2_EDMACC_2_TC_3_ERRINT (0x000000E4)
#define CSL_CIC2_QMSS_QUE_PEND_617 (0x000000E5)
#define CSL_CIC2_QMSS_QUE_PEND_618 (0x000000E6)
#define CSL_CIC2_QMSS_QUE_PEND_619 (0x000000E7)
#define CSL_CIC2_QMSS_QUE_PEND_620 (0x000000E8)
#define CSL_CIC2_QMSS_QUE_PEND_621 (0x000000E9)
#define CSL_CIC2_QMSS_QUE_PEND_622 (0x000000EA)
#define CSL_CIC2_QMSS_QUE_PEND_623 (0x000000EB)
#define CSL_CIC2_QMSS_QUE_PEND_624 (0x000000EC)
#define CSL_CIC2_QMSS_QUE_PEND_652 (0x000000ED)
#define CSL_CIC2_QMSS_QUE_PEND_653 (0x000000EE)
#define CSL_CIC2_QMSS_QUE_PEND_654 (0x000000EF)
#define CSL_CIC2_QMSS_QUE_PEND_655 (0x000000F0)
#define CSL_CIC2_QMSS_QUE_PEND_656 (0x000000F1)
#define CSL_CIC2_QMSS_QUE_PEND_657 (0x000000F2)
#define CSL_CIC2_QMSS_QUE_PEND_658 (0x000000F3)
#define CSL_CIC2_QMSS_QUE_PEND_659 (0x000000F4)
#define CSL_CIC2_QMSS_QUE_PEND_660 (0x000000F5)
#define CSL_CIC2_QMSS_QUE_PEND_661 (0x000000F6)
#define CSL_CIC2_QMSS_QUE_PEND_662 (0x000000F7)
#define CSL_CIC2_QMSS_QUE_PEND_663 (0x000000F8)
#define CSL_CIC2_QMSS_QUE_PEND_664 (0x000000F9)
#define CSL_CIC2_QMSS_QUE_PEND_665 (0x000000FA)
#define CSL_CIC2_QMSS_QUE_PEND_666 (0x000000FB)
#define CSL_CIC2_QMSS_QUE_PEND_667 (0x000000FC)
#define CSL_CIC2_QMSS_QUE_PEND_668 (0x000000FD)
#define CSL_CIC2_QMSS_QUE_PEND_669 (0x000000FE)
#define CSL_CIC2_QMSS_QUE_PEND_670 (0x000000FF)
#define CSL_CIC2_QMSS_QUE_PEND_671 (0x00000100)
#define CSL_CIC2_QMSS_QUE_PEND_672 (0x00000101)
#define CSL_CIC2_QMSS_QUE_PEND_673 (0x00000102)
#define CSL_CIC2_QMSS_QUE_PEND_674 (0x00000103)
#define CSL_CIC2_QMSS_QUE_PEND_675 (0x00000104)
#define CSL_CIC2_QMSS_QUE_PEND_676 (0x00000105)
#define CSL_CIC2_QMSS_QUE_PEND_677 (0x00000106)
#define CSL_CIC2_QMSS_QUE_PEND_678 (0x00000107)
#define CSL_CIC2_QMSS_QUE_PEND_679 (0x00000108)
#define CSL_CIC2_QMSS_QUE_PEND_680 (0x00000109)
#define CSL_CIC2_QMSS_QUE_PEND_681 (0x0000010A)
#define CSL_CIC2_QMSS_QUE_PEND_682 (0x0000010B)
#define CSL_CIC2_QMSS_QUE_PEND_683 (0x0000010C)
#define CSL_CIC2_QMSS_QUE_PEND_684 (0x0000010D)
#define CSL_CIC2_QMSS_QUE_PEND_685 (0x0000010E)
#define CSL_CIC2_QMSS_QUE_PEND_686 (0x0000010F)
#define CSL_CIC2_QMSS_QUE_PEND_687 (0x00000110)
#define CSL_CIC2_QMSS_QUE_PEND_625 (0x00000111)
#define CSL_CIC2_QMSS_QUE_PEND_626 (0x00000112)
#define CSL_CIC2_QMSS_QUE_PEND_627 (0x00000113)
#define CSL_CIC2_QMSS_QUE_PEND_628 (0x00000114)
#define CSL_CIC2_RESERVED_277 (0x00000115)
#define CSL_CIC2_RESERVED_278 (0x00000116)
#define CSL_CIC2_RESERVED_279 (0x00000117)
#define CSL_CIC2_RESERVED_280 (0x00000118)
#define CSL_CIC2_RESERVED_281 (0x00000119)
#define CSL_CIC2_RESERVED_282 (0x0000011A)
#define CSL_CIC2_SEM_INT0 (0x0000011B)
#define CSL_CIC2_SEM_INT1 (0x0000011C)
#define CSL_CIC2_SEM_INT2 (0x0000011D)
#define CSL_CIC2_SEM_INT3 (0x0000011E)
#define CSL_CIC2_RESERVED_287 (0x0000011F)
#define CSL_CIC2_RESERVED_288 (0x00000120)
#define CSL_CIC2_RESERVED_289 (0x00000121)
#define CSL_CIC2_RESERVED_290 (0x00000122)
#define CSL_CIC2_SEM_INT8 (0x00000123)
#define CSL_CIC2_SEM_INT9 (0x00000124)
#define CSL_CIC2_RESERVED_293 (0x00000125)
#define CSL_CIC2_RESERVED_294 (0x00000126)
#define CSL_CIC2_RESERVED_295 (0x00000127)
#define CSL_CIC2_RESERVED_296 (0x00000128)
#define CSL_CIC2_RESERVED_297 (0x00000129)
#define CSL_CIC2_RESERVED_298 (0x0000012A)
#define CSL_CIC2_SEM_ERR8 (0x0000012B)
#define CSL_CIC2_SEM_ERR9 (0x0000012C)
#define CSL_CIC2_RESERVED_301 (0x0000012D)
#define CSL_CIC2_RESERVED_302 (0x0000012E)
#define CSL_CIC2_RESERVED_303 (0x0000012F)
#define CSL_CIC2_RESERVED_304 (0x00000130)
#define CSL_CIC2_RESERVED_305 (0x00000131)
#define CSL_CIC2_RESERVED_306 (0x00000132)
#define CSL_CIC2_RESERVED_307 (0x00000133)
#define CSL_CIC2_RESERVED_308 (0x00000134)
#define CSL_CIC2_FFTC_0_INT0 (0x00000135)
#define CSL_CIC2_FFTC_0_INT1 (0x00000136)
#define CSL_CIC2_FFTC_0_INT2 (0x00000137)
#define CSL_CIC2_FFTC_0_INT3 (0x00000138)
#define CSL_CIC2_FFTC_1_INT0 (0x00000139)
#define CSL_CIC2_FFTC_1_INT1 (0x0000013A)
#define CSL_CIC2_FFTC_1_INT2 (0x0000013B)
#define CSL_CIC2_FFTC_1_INT3 (0x0000013C)
#define CSL_CIC2_QMSS_QUE_PEND_629 (0x0000013D)
#define CSL_CIC2_QMSS_QUE_PEND_630 (0x0000013E)
#define CSL_CIC2_QMSS_QUE_PEND_631 (0x0000013F)
#define CSL_CIC2_QMSS_QUE_PEND_632 (0x00000140)
#define CSL_CIC2_QMSS_QUE_PEND_633 (0x00000141)
#define CSL_CIC2_QMSS_QUE_PEND_634 (0x00000142)
#define CSL_CIC2_QMSS_QUE_PEND_635 (0x00000143)
#define CSL_CIC2_QMSS_QUE_PEND_636 (0x00000144)
#define CSL_CIC2_QMSS_QUE_PEND_589 (0x00000145)
#define CSL_CIC2_IQNET_INT0 (0x00000146)
#define CSL_CIC2_IQNET_INT1 (0x00000147)
#define CSL_CIC2_IQNET_PKTDMA_STARVE (0x00000148)
#define CSL_CIC2_RESERVED_329 (0x00000149)
#define CSL_CIC2_IQNET_ATEVT_20 (0x0000014A)
#define CSL_CIC2_IQNET_ATEVT_21 (0x0000014B)
#define CSL_CIC2_IQNET_ATEVT_22 (0x0000014C)
#define CSL_CIC2_IQNET_ATEVT_23 (0x0000014D)
#define CSL_CIC2_IQNET_ATEVT_0 (0x0000014E)
#define CSL_CIC2_IQNET_ATEVT_1 (0x0000014F)
#define CSL_CIC2_IQNET_ATEVT_2 (0x00000150)
#define CSL_CIC2_IQNET_ATEVT_3 (0x00000151)
#define CSL_CIC2_IQNET_ATEVT_4 (0x00000152)
#define CSL_CIC2_IQNET_ATEVT_5 (0x00000153)
#define CSL_CIC2_IQNET_ATEVT_6 (0x00000154)
#define CSL_CIC2_IQNET_ATEVT_7 (0x00000155)
#define CSL_CIC2_IQNET_ATEVT_8 (0x00000156)
#define CSL_CIC2_IQNET_ATEVT_9 (0x00000157)
#define CSL_CIC2_IQNET_ATEVT_10 (0x00000158)
#define CSL_CIC2_IQNET_ATEVT_11 (0x00000159)
#define CSL_CIC2_IQNET_ATEVT_12 (0x0000015A)
#define CSL_CIC2_IQNET_ATEVT_13 (0x0000015B)
#define CSL_CIC2_IQNET_ATEVT_14 (0x0000015C)
#define CSL_CIC2_IQNET_ATEVT_15 (0x0000015D)
#define CSL_CIC2_IQNET_ATEVT_16 (0x0000015E)
#define CSL_CIC2_IQNET_ATEVT_17 (0x0000015F)
#define CSL_CIC2_IQNET_ATEVT_18 (0x00000160)
#define CSL_CIC2_IQNET_ATEVT_19 (0x00000161)
#define CSL_CIC2_TCP3D_0_INT (0x00000162)
#define CSL_CIC2_TCP3D_1_INT (0x00000163)
#define CSL_CIC2_RESERVED_356 (0x00000164)
#define CSL_CIC2_RESERVED_357 (0x00000165)
#define CSL_CIC2_BCP_INT0 (0x00000166)
#define CSL_CIC2_BCP_INT1 (0x00000167)
#define CSL_CIC2_BCP_INT2 (0x00000168)
#define CSL_CIC2_BCP_INT3 (0x00000169)
#define CSL_CIC2_PSC_ALLINT (0x0000016A)
#define CSL_CIC2_SECMGRINT (0x0000016B)
#define CSL_CIC2_RAC_0_TRACE_GCCP0 (0x0000016C)
#define CSL_CIC2_RAC_0_TRACE_GCCP1 (0x0000016D)
#define CSL_CIC2_RESERVED_366 (0x0000016E)
#define CSL_CIC2_RESERVED_367 (0x0000016F)
#define CSL_CIC2_RESERVED_368 (0x00000170)
#define CSL_CIC2_RESERVED_369 (0x00000171)
#define CSL_CIC2_ARM_NCNTVIRQ1 (0x00000172)
#define CSL_CIC2_ARM_NCNTVIRQ0 (0x00000173)
#define CSL_CIC2_MPU_9_INT (0x00000174)
#define CSL_CIC2_MPU_10_INT (0x00000175)
#define CSL_CIC2_MPU_11_INT (0x00000176)
#define CSL_CIC2_TRACER_MSMC_4_INT (0x00000177)
#define CSL_CIC2_TRACER_MSMC_5_INT (0x00000178)
#define CSL_CIC2_TRACER_MSMC_6_INT (0x00000179)
#define CSL_CIC2_TRACER_MSMC_7_INT (0x0000017A)
#define CSL_CIC2_TRACER_DDR_1_INT (0x0000017B)
#define CSL_CIC2_RESERVED_380 (0x0000017C)
#define CSL_CIC2_TRACER_RAC_1_INT (0x0000017D)
#define CSL_CIC2_TRACER_CFG_3P_U_INT (0x0000017E)
#define CSL_CIC2_TRACER_RAC_FE_INT (0x0000017F)
#define CSL_CIC2_TRACER_SPI_ROM_EMIF_INT (0x00000180)
#define CSL_CIC2_TRACER_TAC_BE_INT (0x00000181)
#define CSL_CIC2_RESERVED_386 (0x00000182)
#define CSL_CIC2_TIMER_8_INTL (0x00000183)
#define CSL_CIC2_TIMER_8_INTH (0x00000184)
#define CSL_CIC2_TIMER_9_INTL (0x00000185)
#define CSL_CIC2_TIMER_9_INTH (0x00000186)
#define CSL_CIC2_TIMER_10_INTL (0x00000187)
#define CSL_CIC2_TIMER_10_INTH (0x00000188)
#define CSL_CIC2_TIMER_11_INTL (0x00000189)
#define CSL_CIC2_TIMER_11_INTH (0x0000018A)
#define CSL_CIC2_TIMER_14_INTL (0x0000018B)
#define CSL_CIC2_TIMER_14_INTH (0x0000018C)
#define CSL_CIC2_TIMER_15_INTL (0x0000018D)
#define CSL_CIC2_TIMER_15_INTH (0x0000018E)
#define CSL_CIC2_USB_INT00 (0x0000018F)
#define CSL_CIC2_USB_INT04 (0x00000190)
#define CSL_CIC2_USB_INT05 (0x00000191)
#define CSL_CIC2_USB_INT06 (0x00000192)
#define CSL_CIC2_USB_INT07 (0x00000193)
#define CSL_CIC2_USB_INT08 (0x00000194)
#define CSL_CIC2_USB_INT09 (0x00000195)
#define CSL_CIC2_USB_INT10 (0x00000196)
#define CSL_CIC2_USB_INT11 (0x00000197)
#define CSL_CIC2_USB_MISCINT (0x00000198)
#define CSL_CIC2_USB_OABSINT (0x00000199)
#define CSL_CIC2_TCP3D_0_REVT0 (0x0000019A)
#define CSL_CIC2_TCP3D_0_REVT1 (0x0000019B)
#define CSL_CIC2_TCP3D_1_REVT0 (0x0000019C)
#define CSL_CIC2_TCP3D_1_REVT1 (0x0000019D)
#define CSL_CIC2_QMSS_QUE_PEND_590 (0x0000019E)
#define CSL_CIC2_QMSS_QUE_PEND_591 (0x0000019F)
#define CSL_CIC2_QMSS_QUE_PEND_592 (0x000001A0)
#define CSL_CIC2_QMSS_QUE_PEND_593 (0x000001A1)
#define CSL_CIC2_VCP_0_INT0 (0x000001A2)
#define CSL_CIC2_VCP_0_INT1 (0x000001A3)
#define CSL_CIC2_VCP_0_INT2 (0x000001A4)
#define CSL_CIC2_VCP_0_INT3 (0x000001A5)
#define CSL_CIC2_QMSS_QUE_PEND_594 (0x000001A6)
#define CSL_CIC2_QMSS_QUE_PEND_595 (0x000001A7)
#define CSL_CIC2_QMSS_QUE_PEND_596 (0x000001A8)
#define CSL_CIC2_QMSS_QUE_PEND_597 (0x000001A9)
#define CSL_CIC2_VCP_0_REVT0 (0x000001AA)
#define CSL_CIC2_VCP_0_XEVT0 (0x000001AB)
#define CSL_CIC2_VCP_0_REVT1 (0x000001AC)
#define CSL_CIC2_VCP_0_XEVT1 (0x000001AD)
#define CSL_CIC2_VCP_0_REVT2 (0x000001AE)
#define CSL_CIC2_VCP_0_XEVT2 (0x000001AF)
#define CSL_CIC2_VCP_0_REVT3 (0x000001B0)
#define CSL_CIC2_VCP_0_XEVT3 (0x000001B1)
#define CSL_CIC2_I2C_0_REVT (0x000001B2)
#define CSL_CIC2_I2C_0_XEVT (0x000001B3)
#define CSL_CIC2_I2C_1_REVT (0x000001B4)
#define CSL_CIC2_I2C_1_XEVT (0x000001B5)
#define CSL_CIC2_I2C_2_REVT (0x000001B6)
#define CSL_CIC2_I2C_2_XEVT (0x000001B7)
#define CSL_CIC2_QMSS_QUE_PEND_598 (0x000001B8)
#define CSL_CIC2_QMSS_QUE_PEND_599 (0x000001B9)
#define CSL_CIC2_TETB_OVFLINT0 (0x000001BA)
#define CSL_CIC2_TETB_UNFLINT0 (0x000001BB)
#define CSL_CIC2_TETB_OVFLINT1 (0x000001BC)
#define CSL_CIC2_TETB_UNFLINT1 (0x000001BD)
#define CSL_CIC2_TETB_OVFLINT2 (0x000001BE)
#define CSL_CIC2_TETB_UNFLINT2 (0x000001BF)
#define CSL_CIC2_TETB_OVFLINT3 (0x000001C0)
#define CSL_CIC2_TETB_UNFLINT3 (0x000001C1)
#define CSL_CIC2_QMSS_QUE_PEND_600 (0x000001C2)
#define CSL_CIC2_QMSS_QUE_PEND_601 (0x000001C3)
#define CSL_CIC2_QMSS_QUE_PEND_602 (0x000001C4)
#define CSL_CIC2_QMSS_QUE_PEND_603 (0x000001C5)
#define CSL_CIC2_QMSS_QUE_PEND_604 (0x000001C6)
#define CSL_CIC2_USB_INT01 (0x000001C7)
#define CSL_CIC2_ARM_NCNTPNSIRQ1 (0x000001C8)
#define CSL_CIC2_ARM_NCNTPNSIRQ0 (0x000001C9)
#define CSL_CIC2_ARM_TBR_DMA (0x000001CA)
#define CSL_CIC2_RAC_0_INT (0x000001CB)
#define CSL_CIC2_RESERVED_460 (0x000001CC)
#define CSL_CIC2_USB_INT02 (0x000001CD)
#define CSL_CIC2_USB_INT03 (0x000001CE)
#define CSL_CIC2_GPIO_INT0 (0x000001CF)
#define CSL_CIC2_GPIO_INT1 (0x000001D0)
#define CSL_CIC2_GPIO_INT2 (0x000001D1)
#define CSL_CIC2_GPIO_INT3 (0x000001D2)
#define CSL_CIC2_GPIO_INT4 (0x000001D3)
#define CSL_CIC2_GPIO_INT5 (0x000001D4)
#define CSL_CIC2_GPIO_INT6 (0x000001D5)
#define CSL_CIC2_GPIO_INT7 (0x000001D6)
#define CSL_CIC2_IPC_GR0 (0x000001D7)
#define CSL_CIC2_IPC_GR1 (0x000001D8)
#define CSL_CIC2_IPC_GR2 (0x000001D9)
#define CSL_CIC2_IPC_GR3 (0x000001DA)
#define CSL_CIC2_RESERVED_475 (0x000001DB)
#define CSL_CIC2_RESERVED_476 (0x000001DC)
#define CSL_CIC2_RESERVED_477 (0x000001DD)
#define CSL_CIC2_RESERVED_478 (0x000001DE)

/*
 * Auto-generated CSL section
 */
#define C66X_COREPAC_EVENT_CNT 127
#define CSL_C66X_COREPAC_EVT0 (0x00000000)
#define CSL_C66X_COREPAC_EVT1 (0x00000001)
#define CSL_C66X_COREPAC_EVT2 (0x00000002)
#define CSL_C66X_COREPAC_EVT3 (0x00000003)
#define CSL_C66X_COREPAC_CIC_OUT48 (0x00000004)
#define CSL_C66X_COREPAC_CIC_OUT49 (0x00000005)
#define CSL_C66X_COREPAC_CIC_OUT50 (0x00000006)
#define CSL_C66X_COREPAC_CIC_OUT51 (0x00000007)
#define CSL_C66X_COREPAC_CIC_OUT52 (0x00000008)
#define CSL_C66X_COREPAC_EMU_DTDMA (0x00000009)
#define CSL_C66X_COREPAC_MSMC_MPF_ERRORN (0x0000000A)
#define CSL_C66X_COREPAC_EMU_RTDXRX (0x0000000B)
#define CSL_C66X_COREPAC_EMU_RTDXTX (0x0000000C)
#define CSL_C66X_COREPAC_IDMA0 (0x0000000D)
#define CSL_C66X_COREPAC_IDMA1 (0x0000000E)
#define CSL_C66X_COREPAC_SEM_ERRN (0x0000000F)
#define CSL_C66X_COREPAC_SEM_INTN (0x00000010)
#define CSL_C66X_COREPAC_PCIE_0_INT4_PLUS_N (0x00000011)
#define CSL_C66X_COREPAC_PCIE_INT4_PLUS_N (0x00000011)
#define CSL_C66X_COREPAC_PCIE_1_INT4_PLUS_N (0x00000012)
#define CSL_C66X_COREPAC_RAC_0_INT (0x00000013)
#define CSL_C66X_COREPAC_IQNET_INT0 (0x00000014)
#define CSL_C66X_COREPAC_IQNET_INT1 (0x00000015)
#define CSL_C66X_COREPAC_CIC_2_OUT98_PLUS_N (0x00000016)
#define CSL_C66X_COREPAC_CIC_OUT35 (0x00000017)
#define CSL_C66X_COREPAC_CIC_2_OUT102 (0x00000018)
#define CSL_C66X_COREPAC_CIC_2_OUT94_PLUS_N (0x00000019)
#define CSL_C66X_COREPAC_CIC_OUT68_PLUS_10_MUL_N (0x0000001A)
#define CSL_C66X_COREPAC_CIC_OUT69_PLUS_10_MUL_N (0x0000001B)
#define CSL_C66X_COREPAC_CIC_OUT70_PLUS_10_MUL_N (0x0000001C)
#define CSL_C66X_COREPAC_CIC_OUT71_PLUS_10_MUL_N (0x0000001D)
#define CSL_C66X_COREPAC_CIC_OUT72_PLUS_10_MUL_N (0x0000001E)
#define CSL_C66X_COREPAC_CIC_OUT73_PLUS_10_MUL_N (0x0000001F)
#define CSL_C66X_COREPAC_CIC_OUT16 (0x00000020)
#define CSL_C66X_COREPAC_CIC_OUT17 (0x00000021)
#define CSL_C66X_COREPAC_CIC_OUT18 (0x00000022)
#define CSL_C66X_COREPAC_CIC_OUT19 (0x00000023)
#define CSL_C66X_COREPAC_CIC_OUT20 (0x00000024)
#define CSL_C66X_COREPAC_CIC_OUT21 (0x00000025)
#define CSL_C66X_COREPAC_CIC_OUT22 (0x00000026)
#define CSL_C66X_COREPAC_CIC_OUT23 (0x00000027)
#define CSL_C66X_COREPAC_CIC_OUT32 (0x00000028)
#define CSL_C66X_COREPAC_CIC_OUT33 (0x00000029)
#define CSL_C66X_COREPAC_CIC_OUT13_PLUS_16_MUL_N (0x0000002A)
#define CSL_C66X_COREPAC_CIC_OUT14_PLUS_16_MUL_N (0x0000002B)
#define CSL_C66X_COREPAC_CIC_OUT15_PLUS_16_MUL_N (0x0000002C)
#define CSL_C66X_COREPAC_CIC_OUT64_PLUS_10_MUL_N (0x0000002D)
#define CSL_C66X_COREPAC_CIC_OUT65_PLUS_10_MUL_N (0x0000002E)
#define CSL_C66X_COREPAC_CIC_OUT66_PLUS_10_MUL_N (0x0000002F)
#define CSL_C66X_COREPAC_QMSS_INTD_1_HIGH_N (0x00000030)
#define CSL_C66X_COREPAC_QMSS_INTD_1_HIGH_8_PLUS_N (0x00000031)
#define CSL_C66X_COREPAC_QMSS_INTD_1_HIGH_16_PLUS_N (0x00000032)
#define CSL_C66X_COREPAC_QMSS_INTD_1_HIGH_24_PLUS_N (0x00000033)
#define CSL_C66X_COREPAC_QMSS_INTD_2_HIGH_N (0x00000034)
#define CSL_C66X_COREPAC_QMSS_INTD_2_HIGH_8_PLUS_N (0x00000035)
#define CSL_C66X_COREPAC_QMSS_INTD_2_HIGH_16_PLUS_N (0x00000036)
#define CSL_C66X_COREPAC_QMSS_INTD_2_HIGH_24_PLUS_N (0x00000037)
#define CSL_C66X_COREPAC_CIC_OUT0 (0x00000038)
#define CSL_C66X_COREPAC_CIC_OUT1 (0x00000039)
#define CSL_C66X_COREPAC_CIC_OUT2 (0x0000003A)
#define CSL_C66X_COREPAC_CIC_OUT3 (0x0000003B)
#define CSL_C66X_COREPAC_CIC_OUT4 (0x0000003C)
#define CSL_C66X_COREPAC_CIC_OUT5 (0x0000003D)
#define CSL_C66X_COREPAC_CIC_OUT6 (0x0000003E)
#define CSL_C66X_COREPAC_CIC_OUT7 (0x0000003F)
#define CSL_C66X_COREPAC_TIMER_N_INTL (0x00000040)
#define CSL_C66X_COREPAC_TIMER_N_INTH (0x00000041)
#define CSL_C66X_COREPAC_TIMER_8_INTL (0x00000042)
#define CSL_C66X_COREPAC_TIMER_8_INTH (0x00000043)
#define CSL_C66X_COREPAC_TIMER_9_INTL (0x00000044)
#define CSL_C66X_COREPAC_TIMER_9_INTH (0x00000045)
#define CSL_C66X_COREPAC_TIMER_10_INTL (0x00000046)
#define CSL_C66X_COREPAC_TIMER_10_INTH (0x00000047)
#define CSL_C66X_COREPAC_TIMER_11_INTL (0x00000048)
#define CSL_C66X_COREPAC_TIMER_11_INTH (0x00000049)
#define CSL_C66X_COREPAC_CIC_OUT8_PLUS_16_MUL_N (0x0000004A)
#define CSL_C66X_COREPAC_CIC_OUT9_PLUS_16_MUL_N (0x0000004B)
#define CSL_C66X_COREPAC_CIC_OUT10_PLUS_16_MUL_N (0x0000004C)
#define CSL_C66X_COREPAC_CIC_OUT11_PLUS_16_MUL_N (0x0000004D)
#define CSL_C66X_COREPAC_TIMER_14_INTL (0x0000004E)
#define CSL_C66X_COREPAC_TIMER_14_INTH (0x0000004F)
#define CSL_C66X_COREPAC_TIMER_15_INTL (0x00000050)
#define CSL_C66X_COREPAC_TIMER_15_INTH (0x00000051)
#define CSL_C66X_COREPAC_GPIO_INT8 (0x00000052)
#define CSL_C66X_COREPAC_GPIO_INT9 (0x00000053)
#define CSL_C66X_COREPAC_GPIO_INT10 (0x00000054)
#define CSL_C66X_COREPAC_GPIO_INT11 (0x00000055)
#define CSL_C66X_COREPAC_GPIO_INT12 (0x00000056)
#define CSL_C66X_COREPAC_IQNET_ATEVT_0 (0x00000057)
#define CSL_C66X_COREPAC_IQNET_ATEVT_1 (0x00000058)
#define CSL_C66X_COREPAC_IQNET_ATEVT_2 (0x00000059)
#define CSL_C66X_COREPAC_IQNET_ATEVT_3 (0x0000005A)
#define CSL_C66X_COREPAC_IQNET_ATEVT_4 (0x0000005B)
#define CSL_C66X_COREPAC_IQNET_ATEVT_5 (0x0000005C)
#define CSL_C66X_COREPAC_IQNET_ATEVT_6 (0x0000005D)
#define CSL_C66X_COREPAC_IQNET_ATEVT_7 (0x0000005E)
#define CSL_C66X_COREPAC_CIC_OUT67_PLUS_10_MUL_N (0x0000005F)
#define CSL_C66X_COREPAC_INTERR (0x00000060)
#define CSL_C66X_COREPAC_EMC_IDMAERR (0x00000061)
#define CSL_C66X_COREPAC_PBISTINT (0x00000062)
#define CSL_C66X_COREPAC_CIC_2_SPECIAL_BROADCAST (0x00000063)
#define CSL_C66X_COREPAC_EFIINT0 (0x00000064)
#define CSL_C66X_COREPAC_EFIINT1 (0x00000065)
#define CSL_C66X_COREPAC_GPIO_INT13 (0x00000066)
#define CSL_C66X_COREPAC_GPIO_INT14 (0x00000067)
#define CSL_C66X_COREPAC_GPIO_INT15 (0x00000068)
#define CSL_C66X_COREPAC_IPC_GRN (0x00000069)
#define CSL_C66X_COREPAC_GPIO_INTN (0x0000006A)
#define CSL_C66X_COREPAC_CIC_OUT12_PLUS_16_MUL_N (0x0000006B)
#define CSL_C66X_COREPAC_CIC_OUT34 (0x0000006C)
#define CSL_C66X_COREPAC_CIC_2_OUT13 (0x0000006D)
#define CSL_C66X_COREPAC_MDMAERREVT (0x0000006E)
#define CSL_C66X_COREPAC_RESERVED_111 (0x0000006F)
#define CSL_C66X_COREPAC_EDMACC_0_TC_AET_INT (0x00000070)
#define CSL_C66X_COREPAC_PMC_ED (0x00000071)
#define CSL_C66X_COREPAC_EDMACC_1_TC_AET_INT (0x00000072)
#define CSL_C66X_COREPAC_EDMACC_2_TC_AET_INT (0x00000073)
#define CSL_C66X_COREPAC_UMC_ED1 (0x00000074)
#define CSL_C66X_COREPAC_UMC_ED2 (0x00000075)
#define CSL_C66X_COREPAC_PDC_INT (0x00000076)
#define CSL_C66X_COREPAC_SYS_CMPA (0x00000077)
#define CSL_C66X_COREPAC_PMC_CMPA (0x00000078)
#define CSL_C66X_COREPAC_PMC_DMPA (0x00000079)
#define CSL_C66X_COREPAC_DMC_CMPA (0x0000007A)
#define CSL_C66X_COREPAC_DMC_DMPA (0x0000007B)
#define CSL_C66X_COREPAC_UMC_CMPA (0x0000007C)
#define CSL_C66X_COREPAC_UMC_DMPA (0x0000007D)
#define CSL_C66X_COREPAC_EMC_CMPA (0x0000007E)
#define CSL_C66X_COREPAC_EMC_BUSERR (0x0000007F)

/*
 * Auto-generated CSL section
 */
#define EDMACC_0_EVENT_CNT 63
#define CSL_EDMACC_0_TIMER_8_INTL (0x00000000)
#define CSL_EDMACC_0_TIMER_8_INTH (0x00000001)
#define CSL_EDMACC_0_TIMER_9_INTL (0x00000002)
#define CSL_EDMACC_0_TIMER_9_INTH (0x00000003)
#define CSL_EDMACC_0_TIMER_10_INTL (0x00000004)
#define CSL_EDMACC_0_TIMER_10_INTH (0x00000005)
#define CSL_EDMACC_0_TIMER_11_INTL (0x00000006)
#define CSL_EDMACC_0_TIMER_11_INTH (0x00000007)
#define CSL_EDMACC_0_CIC_2_OUT66 (0x00000008)
#define CSL_EDMACC_0_CIC_2_OUT67 (0x00000009)
#define CSL_EDMACC_0_CIC_2_OUT68 (0x0000000A)
#define CSL_EDMACC_0_CIC_2_OUT69 (0x0000000B)
#define CSL_EDMACC_0_CIC_2_OUT70 (0x0000000C)
#define CSL_EDMACC_0_CIC_2_OUT71 (0x0000000D)
#define CSL_EDMACC_0_CIC_2_OUT72 (0x0000000E)
#define CSL_EDMACC_0_CIC_2_OUT73 (0x0000000F)
#define CSL_EDMACC_0_GPIO_INT8 (0x00000010)
#define CSL_EDMACC_0_GPIO_INT9 (0x00000011)
#define CSL_EDMACC_0_GPIO_INT10 (0x00000012)
#define CSL_EDMACC_0_GPIO_INT11 (0x00000013)
#define CSL_EDMACC_0_GPIO_INT12 (0x00000014)
#define CSL_EDMACC_0_GPIO_INT13 (0x00000015)
#define CSL_EDMACC_0_GPIO_INT14 (0x00000016)
#define CSL_EDMACC_0_GPIO_INT15 (0x00000017)
#define CSL_EDMACC_0_QMSS_QUE_PEND_560 (0x00000018)
#define CSL_EDMACC_0_QMSS_QUE_PEND_561 (0x00000019)
#define CSL_EDMACC_0_QMSS_QUE_PEND_562 (0x0000001A)
#define CSL_EDMACC_0_QMSS_QUE_PEND_563 (0x0000001B)
#define CSL_EDMACC_0_QMSS_QUE_PEND_564 (0x0000001C)
#define CSL_EDMACC_0_QMSS_QUE_PEND_565 (0x0000001D)
#define CSL_EDMACC_0_PCIE_0_INT8 (0x0000001E)
#define CSL_EDMACC_0_PCIE_INT8 (0x0000001E)
#define CSL_EDMACC_0_PCIE_0_INT9 (0x0000001F)
#define CSL_EDMACC_0_PCIE_INT9 (0x0000001F)
#define CSL_EDMACC_0_GPIO_INT0 (0x00000020)
#define CSL_EDMACC_0_GPIO_INT1 (0x00000021)
#define CSL_EDMACC_0_GPIO_INT2 (0x00000022)
#define CSL_EDMACC_0_GPIO_INT3 (0x00000023)
#define CSL_EDMACC_0_GPIO_INT4 (0x00000024)
#define CSL_EDMACC_0_GPIO_INT5 (0x00000025)
#define CSL_EDMACC_0_GPIO_INT6 (0x00000026)
#define CSL_EDMACC_0_GPIO_INT7 (0x00000027)
#define CSL_EDMACC_0_TIMER_0_INTL (0x00000028)
#define CSL_EDMACC_0_TIMER_0_INTH (0x00000029)
#define CSL_EDMACC_0_TIMER_1_INTL (0x0000002A)
#define CSL_EDMACC_0_TIMER_1_INTH (0x0000002B)
#define CSL_EDMACC_0_TIMER_2_INTL (0x0000002C)
#define CSL_EDMACC_0_TIMER_2_INTH (0x0000002D)
#define CSL_EDMACC_0_TIMER_3_INTL (0x0000002E)
#define CSL_EDMACC_0_TIMER_3_INTH (0x0000002F)
#define CSL_EDMACC_0_DBGTBR_DMAINT (0x00000030)
#define CSL_EDMACC_0_QMSS_QUE_PEND_605 (0x00000031)
#define CSL_EDMACC_0_CIC_2_OUT52 (0x00000032)
#define CSL_EDMACC_0_CIC_2_OUT53 (0x00000033)
#define CSL_EDMACC_0_PCIE_1_INT8 (0x00000034)
#define CSL_EDMACC_0_PCIE_1_INT9 (0x00000035)
#define CSL_EDMACC_0_QMSS_QUE_PEND_589 (0x00000036)
#define CSL_EDMACC_0_QMSS_QUE_PEND_590 (0x00000037)
#define CSL_EDMACC_0_IQNET_ATEVT_0 (0x00000038)
#define CSL_EDMACC_0_IQNET_ATEVT_1 (0x00000039)
#define CSL_EDMACC_0_IQNET_ATEVT_11 (0x0000003A)
#define CSL_EDMACC_0_IQNET_ATEVT_12 (0x0000003B)
#define CSL_EDMACC_0_IQNET_ATEVT_13 (0x0000003C)
#define CSL_EDMACC_0_IQNET_ATEVT_14 (0x0000003D)
#define CSL_EDMACC_0_IQNET_ATEVT_15 (0x0000003E)
#define CSL_EDMACC_0_IQNET_ATEVT_16 (0x0000003F)

/*
 * Auto-generated CSL section
 */
#define EDMACC_1_EVENT_CNT 63
#define CSL_EDMACC_1_SPI_1_XEVT (0x00000000)
#define CSL_EDMACC_1_SPI_1_REVT (0x00000001)
#define CSL_EDMACC_1_SPI_0_XEVT (0x00000002)
#define CSL_EDMACC_1_SPI_0_REVT (0x00000003)
#define CSL_EDMACC_1_DBGTBR_DMAINT (0x00000004)
#define CSL_EDMACC_1_ARM_TBR_DMA (0x00000005)
#define CSL_EDMACC_1_GPIO_INT0 (0x00000006)
#define CSL_EDMACC_1_GPIO_INT1 (0x00000007)
#define CSL_EDMACC_1_GPIO_INT2 (0x00000008)
#define CSL_EDMACC_1_GPIO_INT3 (0x00000009)
#define CSL_EDMACC_1_IQNET_ATEVT_0 (0x0000000A)
#define CSL_EDMACC_1_IQNET_ATEVT_1 (0x0000000B)
#define CSL_EDMACC_1_IQNET_ATEVT_17 (0x0000000C)
#define CSL_EDMACC_1_IQNET_ATEVT_18 (0x0000000D)
#define CSL_EDMACC_1_QMSS_QUE_PEND_591 (0x0000000E)
#define CSL_EDMACC_1_QMSS_QUE_PEND_592 (0x0000000F)
#define CSL_EDMACC_1_QMSS_QUE_PEND_593 (0x00000010)
#define CSL_EDMACC_1_QMSS_QUE_PEND_594 (0x00000011)
#define CSL_EDMACC_1_QMSS_QUE_PEND_595 (0x00000012)
#define CSL_EDMACC_1_QMSS_QUE_PEND_596 (0x00000013)
#define CSL_EDMACC_1_QMSS_QUE_PEND_597 (0x00000014)
#define CSL_EDMACC_1_QMSS_QUE_PEND_598 (0x00000015)
#define CSL_EDMACC_1_TIMER_8_INTL (0x00000016)
#define CSL_EDMACC_1_TIMER_8_INTH (0x00000017)
#define CSL_EDMACC_1_TIMER_9_INTL (0x00000018)
#define CSL_EDMACC_1_TIMER_9_INTH (0x00000019)
#define CSL_EDMACC_1_TIMER_10_INTL (0x0000001A)
#define CSL_EDMACC_1_TIMER_10_INTH (0x0000001B)
#define CSL_EDMACC_1_TIMER_11_INTL (0x0000001C)
#define CSL_EDMACC_1_TIMER_11_INTH (0x0000001D)
#define CSL_EDMACC_1_TIMER_12_INTL (0x0000001E)
#define CSL_EDMACC_1_TIMER_12_INTH (0x0000001F)
#define CSL_EDMACC_1_TIMER_13_INTL (0x00000020)
#define CSL_EDMACC_1_TIMER_13_INTH (0x00000021)
#define CSL_EDMACC_1_TIMER_14_INTL (0x00000022)
#define CSL_EDMACC_1_TIMER_14_INTH (0x00000023)
#define CSL_EDMACC_1_TIMER_15_INTL (0x00000024)
#define CSL_EDMACC_1_TIMER_15_INTH (0x00000025)
#define CSL_EDMACC_1_PCIE_0_INT10 (0x00000026)
#define CSL_EDMACC_1_PCIE_INT10 (0x00000026)
#define CSL_EDMACC_1_PCIE_0_INT11 (0x00000027)
#define CSL_EDMACC_1_PCIE_INT11 (0x00000027)
#define CSL_EDMACC_1_PCIE_1_INT10 (0x00000028)
#define CSL_EDMACC_1_PCIE_1_INT11 (0x00000029)
#define CSL_EDMACC_1_CIC_2_OUT0 (0x0000002A)
#define CSL_EDMACC_1_CIC_2_OUT1 (0x0000002B)
#define CSL_EDMACC_1_GPIO_INT8 (0x0000002C)
#define CSL_EDMACC_1_GPIO_INT9 (0x0000002D)
#define CSL_EDMACC_1_GPIO_INT10 (0x0000002E)
#define CSL_EDMACC_1_I2C_1_REVT (0x0000002F)
#define CSL_EDMACC_1_I2C_1_XEVT (0x00000030)
#define CSL_EDMACC_1_I2C_2_REVT (0x00000031)
#define CSL_EDMACC_1_I2C_2_XEVT (0x00000032)
#define CSL_EDMACC_1_IQNET_ATEVT_19 (0x00000033)
#define CSL_EDMACC_1_IQNET_ATEVT_20 (0x00000034)
#define CSL_EDMACC_1_I2C_0_REVT (0x00000035)
#define CSL_EDMACC_1_I2C_0_XEVT (0x00000036)
#define CSL_EDMACC_1_CIC_2_OUT13 (0x00000037)
#define CSL_EDMACC_1_CIC_2_OUT14 (0x00000038)
#define CSL_EDMACC_1_GPIO_INT11 (0x00000039)
#define CSL_EDMACC_1_SPI_2_XEVT (0x0000003A)
#define CSL_EDMACC_1_SPI_2_REVT (0x0000003B)
#define CSL_EDMACC_1_CIC_2_OUT18 (0x0000003C)
#define CSL_EDMACC_1_CIC_2_OUT19 (0x0000003D)
#define CSL_EDMACC_1_USIM_RREQ (0x0000003E)
#define CSL_EDMACC_1_USIM_WREQ (0x0000003F)

/*
 * Auto-generated CSL section
 */
#define EDMACC_2_EVENT_CNT 63
#define CSL_EDMACC_2_SEM_INT0 (0x00000000)
#define CSL_EDMACC_2_SEM_INT1 (0x00000001)
#define CSL_EDMACC_2_SEM_INT2 (0x00000002)
#define CSL_EDMACC_2_SEM_INT3 (0x00000003)
#define CSL_EDMACC_2_IQNET_ATEVT_0 (0x00000004)
#define CSL_EDMACC_2_IQNET_ATEVT_1 (0x00000005)
#define CSL_EDMACC_2_TETB_FULLINT0 (0x00000006)
#define CSL_EDMACC_2_TETB_HFULLINT0 (0x00000007)
#define CSL_EDMACC_2_TETB_FULLINT1 (0x00000008)
#define CSL_EDMACC_2_TETB_HFULLINT1 (0x00000009)
#define CSL_EDMACC_2_TETB_FULLINT2 (0x0000000A)
#define CSL_EDMACC_2_TETB_HFULLINT2 (0x0000000B)
#define CSL_EDMACC_2_TETB_FULLINT3 (0x0000000C)
#define CSL_EDMACC_2_TETB_HFULLINT3 (0x0000000D)
#define CSL_EDMACC_2_UART_1_URXEVT (0x0000000E)
#define CSL_EDMACC_2_UART_1_UTXEVT (0x0000000F)
#define CSL_EDMACC_2_QMSS_QUE_PEND_603 (0x00000010)
#define CSL_EDMACC_2_QMSS_QUE_PEND_604 (0x00000011)
#define CSL_EDMACC_2_IQNET_ATEVT_11 (0x00000012)
#define CSL_EDMACC_2_IQNET_ATEVT_12 (0x00000013)
#define CSL_EDMACC_2_IQNET_ATEVT_13 (0x00000014)
#define CSL_EDMACC_2_IQNET_ATEVT_21 (0x00000015)
#define CSL_EDMACC_2_IQNET_ATEVT_22 (0x00000016)
#define CSL_EDMACC_2_IQNET_ATEVT_23 (0x00000017)
#define CSL_EDMACC_2_TAC_DEVT0 (0x00000018)
#define CSL_EDMACC_2_TAC_DEVT1 (0x00000019)
#define CSL_EDMACC_2_GPIO_INT0 (0x0000001A)
#define CSL_EDMACC_2_GPIO_INT1 (0x0000001B)
#define CSL_EDMACC_2_GPIO_INT2 (0x0000001C)
#define CSL_EDMACC_2_GPIO_INT3 (0x0000001D)
#define CSL_EDMACC_2_GPIO_INT4 (0x0000001E)
#define CSL_EDMACC_2_GPIO_INT5 (0x0000001F)
#define CSL_EDMACC_2_GPIO_INT6 (0x00000020)
#define CSL_EDMACC_2_GPIO_INT7 (0x00000021)
#define CSL_EDMACC_2_TCP3D_0_REVT0 (0x00000022)
#define CSL_EDMACC_2_TCP3D_0_REVT1 (0x00000023)
#define CSL_EDMACC_2_TCP3D_1_REVT0 (0x00000024)
#define CSL_EDMACC_2_TCP3D_1_REVT1 (0x00000025)
#define CSL_EDMACC_2_CIC_2_OUT48 (0x00000026)
#define CSL_EDMACC_2_TAC_INT (0x00000027)
#define CSL_EDMACC_2_UART_0_URXEVT (0x00000028)
#define CSL_EDMACC_2_UART_0_UTXEVT (0x00000029)
#define CSL_EDMACC_2_CIC_2_OUT22 (0x0000002A)
#define CSL_EDMACC_2_CIC_2_OUT23 (0x0000002B)
#define CSL_EDMACC_2_CIC_2_OUT24 (0x0000002C)
#define CSL_EDMACC_2_CIC_2_OUT25 (0x0000002D)
#define CSL_EDMACC_2_CIC_2_OUT26 (0x0000002E)
#define CSL_EDMACC_2_CIC_2_OUT27 (0x0000002F)
#define CSL_EDMACC_2_UART_2_URXEVT (0x00000030)
#define CSL_EDMACC_2_SPI_0_XEVT (0x00000031)
#define CSL_EDMACC_2_SPI_0_REVT (0x00000032)
#define CSL_EDMACC_2_VCP_0_REVT0 (0x00000033)
#define CSL_EDMACC_2_VCP_0_XEVT0 (0x00000034)
#define CSL_EDMACC_2_VCP_0_REVT1 (0x00000035)
#define CSL_EDMACC_2_VCP_0_XEVT1 (0x00000036)
#define CSL_EDMACC_2_VCP_0_REVT2 (0x00000037)
#define CSL_EDMACC_2_VCP_0_XEVT2 (0x00000038)
#define CSL_EDMACC_2_VCP_0_REVT3 (0x00000039)
#define CSL_EDMACC_2_VCP_0_XEVT3 (0x0000003A)
#define CSL_EDMACC_2_RAC_0_INT (0x0000003B)
#define CSL_EDMACC_2_UART_2_UTXEVT (0x0000003C)
#define CSL_EDMACC_2_UART_3_URXEVT (0x0000003D)
#define CSL_EDMACC_2_UART_3_UTXEVT (0x0000003E)
#define CSL_EDMACC_2_BCP_INT0 (0x0000003F)

/*
 * Auto-generated CSL section
 */
#define CSL_MPU_EOI_VALUE (0)
#define CSL_TRACER_EOI_VALUE (0)
#define CSL_BOOT_CFG_EOI_VALUE (0)
#define CSL_TCP3D_EOI_VALUE (0)
#define CSL_TAC_EOI_VALUE (0)
#define CSL_FFTC_INTD0_EOI_VALUE (0)
#define CSL_FFTC_INTD1_EOI_VALUE (1)
#define CSL_FFTC_INTD2_EOI_VALUE (2)
#define CSL_FFTC_INTD3_EOI_VALUE (3)
#define CSL_BCP_INTD0_EOI_VALUE (0)
#define CSL_BCP_INTD1_EOI_VALUE (1)
#define CSL_BCP_INTD2_EOI_VALUE (2)
#define CSL_BCP_INTD3_EOI_VALUE (3)
#define CSL_IQN_EOI_VALUE (0)

/*
 * Auto-generated CSL section
 */
#define QMSS_LOW_PRIORITY_QUEUE_BASE  0
#define QMSS_MAX_LOW_PRIORITY_QUEUE  512
#define QMSS_PDSP_1357_QUEUE_BASE  512
#define QMSS_MAX_PDSP_1357_QUEUE  8
#define QMSS_PDSP_2468_QUEUE_BASE  520
#define QMSS_MAX_PDSP_2468_QUEUE  8
#define QMSS_ARM_GIC_QUEUE_BASE  528
#define QMSS_MAX_ARM_GIC_QUEUE  32
#define QMSS_EDMA0_QUEUE_BASE  560
#define QMSS_MAX_EDMA0_QUEUE  6
#define QMSS_UNASSIGNED_SET_0_QUEUE_BASE  566
#define QMSS_MAX_UNASSIGNED_SET_0_QUEUE  4
#define QMSS_CIC0_QUEUE_BASE  570
#define QMSS_MAX_CIC0_QUEUE  18
#define QMSS_UNASSIGNED_SET_1_QUEUE_BASE  588
#define QMSS_MAX_UNASSIGNED_SET_1_QUEUE  1
#define QMSS_CIC_EDMA_SET_0_QUEUE_BASE  589
#define QMSS_MAX_CIC_EDMA_SET_0_QUEUE  2
#define QMSS_CIC_EDMA_SET_1_QUEUE_BASE  591
#define QMSS_MAX_CIC_EDMA_SET_1_QUEUE  8
#define QMSS_CIC_SET_3_QUEUE_BASE  599
#define QMSS_MAX_CIC_SET_3_QUEUE  4
#define QMSS_CIC_EDMA_SET_2_QUEUE_BASE  603
#define QMSS_MAX_CIC_EDMA_SET_2_QUEUE  2
#define QMSS_CIC_SET_0_QUEUE_BASE  605
#define QMSS_MAX_CIC_SET_0_QUEUE  32
#define QMSS_SOC_SET_0_QUEUE_BASE  637
#define QMSS_MAX_SOC_SET_0_QUEUE  15
#define QMSS_CIC_SET_1_QUEUE_BASE  652
#define QMSS_MAX_CIC_SET_1_QUEUE  6
#define QMSS_SOC_SET_1_QUEUE_BASE  658
#define QMSS_MAX_SOC_SET_1_QUEUE  8
#define QMSS_CIC_SET_2_QUEUE_BASE  666
#define QMSS_MAX_CIC_SET_2_QUEUE  22
#define QMSS_FFTC_0_QUEUE_BASE  688
#define QMSS_MAX_FFTC_0_QUEUE  4
#define QMSS_FFTC_1_QUEUE_BASE  692
#define QMSS_MAX_FFTC_1_QUEUE  4
#define QMSS_BCP_QUEUE_BASE  696
#define QMSS_MAX_BCP_QUEUE  8
#define QMSS_HIGH_PRIORITY_QUEUE_BASE  704
#define QMSS_MAX_HIGH_PRIORITY_QUEUE  32
#define QMSS_STARVATION_COUNTER_QUEUE_BASE  736
#define QMSS_MAX_STARVATION_COUNTER_QUEUE  64
#define QMSS_QMSS_PKTDMA_QUEUE_BASE  800
#define QMSS_MAX_QMSS_PKTDMA_QUEUE  32
#define QMSS_IQNET_QUEUE_BASE  832
#define QMSS_MAX_IQNET_QUEUE  48
#define QMSS_UNASSIGNED_SET_2_QUEUE_BASE  880
#define QMSS_MAX_UNASSIGNED_SET_2_QUEUE  16
#define QMSS_NETCP_QUEUE_BASE  896
#define QMSS_MAX_NETCP_QUEUE  128
#define QMSS_GENERAL_PURPOSE_QUEUE_BASE  1024
#define QMSS_MAX_GENERAL_PURPOSE_QUEUE  7168

/*
 * Auto-generated CSL section
 */

#ifdef __cplusplus
}
#endif

#endif
