// Seed: 3853491447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_1),
      .id_1(id_3),
      .id_2(id_4 * id_4),
      .id_3(id_1),
      .id_4(id_3 - 1'b0),
      .id_5(id_4),
      .id_6(1)
  );
  assign module_1.id_2 = 0;
  id_6(
      id_2
  );
endmodule
module module_1 (
    input wand id_0
);
  assign id_2 = 1;
  wire id_3;
  id_4(
      1
  );
  tri id_5 = 1;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_5 = id_2;
  tri0 id_6, id_7, id_8, id_9;
  assign id_9 = 1;
  wire id_10, id_11;
endmodule
