
---------- Begin Simulation Statistics ----------
final_tick                                  284038000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720524                       # Number of bytes of host memory used
host_op_rate                                   213264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.83                       # Real time elapsed on the host
host_tick_rate                              341128886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      176549                       # Number of instructions simulated
sim_ops                                        177564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000284                       # Number of seconds simulated
sim_ticks                                   284038000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.757238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3177                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4490                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               477                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4123                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               96                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4965                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     196                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      176549                       # Number of instructions committed
system.cpu.committedOps                        177564                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.608834                       # CPI: cycles per instruction
system.cpu.discardedOps                          1594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              87834                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             68591                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            14074                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           73621                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621568                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           284038                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   90450     50.94%     50.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5162      2.91%     53.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67756     38.16%     92.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 14196      7.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   177564                       # Class of committed instruction
system.cpu.tickCycles                          210417                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1028                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                422                       # Transaction distribution
system.membus.trans_dist::ReadExReq               552                       # Transaction distribution
system.membus.trans_dist::ReadExResp              552                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           422                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        62336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 974                       # Request fanout histogram
system.membus.respLayer1.occupancy            5161250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              974000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        42432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              991                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.129912                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    974     98.28%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     17      1.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                991                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1066000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1956999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1017000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                   8                       # number of overall hits
system.l2.overall_hits::total                      16                       # number of overall hits
system.l2.demand_misses::.cpu.inst                331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                644                       # number of demand (read+write) misses
system.l2.demand_misses::total                    975                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               331                       # number of overall misses
system.l2.overall_misses::.cpu.data               644                       # number of overall misses
system.l2.overall_misses::total                   975                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     64933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         96801000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     64933000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        96801000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              652                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  991                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             652                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 991                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96277.945619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100827.639752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99283.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96277.945619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100827.639752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99283.076923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     51988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77236000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     51988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77236000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76277.945619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80852.255054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79297.741273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76277.945619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80852.255054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79297.741273                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               11                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 552                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     55265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      55265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100117.753623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100117.753623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          552                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            552                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     44225000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44225000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80117.753623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80117.753623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96277.945619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96277.945619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25248000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25248000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76277.945619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76277.945619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.920000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105086.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105086.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7763000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7763000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85307.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85307.692308                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   647.265564                       # Cycle average of tags in use
system.l2.tags.total_refs                        1019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.046201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       301.490980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       345.774584                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.009201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029724                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9134                       # Number of tag accesses
system.l2.tags.data_accesses                     9134                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          41152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 974                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          74581570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144882023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             219463593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     74581570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74581570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         74581570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144882023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219463593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000553000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8999500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                27262000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9239.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27989.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.387097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   249.662509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.516154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           34     18.28%     18.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     22.04%     40.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25     13.44%     53.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      9.14%     62.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59     31.72%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.54%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.08%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.61%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      2.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  62336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       219.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     283460000                       # Total gap between requests
system.mem_ctrls.avgGap                     291026.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        41152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 74581570.071610137820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 144882022.827931463718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8263750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18998250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24966.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29546.27                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               417450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4226880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        127397850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1788480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          156750240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.863624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3657750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    271020250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               549780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2727480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        102932880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         22390560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          151016160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.675903                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     57187250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    217490750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       284038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15662                       # number of overall hits
system.cpu.icache.overall_hits::total           15662                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          339                       # number of overall misses
system.cpu.icache.overall_misses::total           339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33747000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33747000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33747000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33747000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021186                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021186                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021186                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021186                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99548.672566                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99548.672566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99548.672566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99548.672566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.icache.writebacks::total                 8                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33069000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33069000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33069000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33069000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97548.672566                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97548.672566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97548.672566                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97548.672566                       # average overall mshr miss latency
system.cpu.icache.replacements                      8                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15662                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33747000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99548.672566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99548.672566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33069000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33069000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97548.672566                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97548.672566                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           301.697710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               339                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.200590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   301.697710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.294627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.294627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.323242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             32341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            32341                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        78824                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            78824                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        78842                       # number of overall hits
system.cpu.dcache.overall_hits::total           78842                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          704                       # number of overall misses
system.cpu.dcache.overall_misses::total           704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     72228000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     72228000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     72228000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     72228000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        79516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        79516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        79546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        79546                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008703                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008850                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104375.722543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104375.722543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102596.590909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102596.590909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     66953000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66953000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008184                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102345.794393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102345.794393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102846.390169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102846.390169                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9539000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9539000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        65354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        65354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 101478.723404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101478.723404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8785000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97611.111111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97611.111111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62689000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62689000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        14162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104831.103679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104831.103679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     56921000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56921000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103117.753623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103117.753623                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1247000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1247000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 138555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 138555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           346.330784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               652                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.934049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   346.330784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.338214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.338214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.608398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            159760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           159760                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    284038000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
