#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jan 06 22:30:52 2022
# Process ID: 11020
# Current directory: F:/myAn3/ssc/PROIECT/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1312 F:\myAn3\ssc\PROIECT\project_1\project_1.xpr
# Log file: F:/myAn3/ssc/PROIECT/project_1/vivado.log
# Journal file: F:/myAn3/ssc/PROIECT/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/myAn3/ssc/PROIECT/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xillinx/Vivado/2016.4/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd" into library xil_defaultlib [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd:1]
[Thu Jan 06 22:43:01 2022] Launched synth_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd" into library xil_defaultlib [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd:1]
[Thu Jan 06 22:44:37 2022] Launched synth_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Jan 06 22:45:49 2022] Launched impl_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd" into library xil_defaultlib [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd:1]
[Thu Jan 06 22:50:10 2022] Launched synth_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Jan 06 22:50:51 2022] Launched impl_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd" into library xil_defaultlib [F:/myAn3/ssc/PROIECT/project_1/project_1.srcs/sources_1/new/placuta.vhd:1]
[Thu Jan 06 22:55:06 2022] Launched synth_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Jan 06 22:55:43 2022] Launched impl_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan 06 23:01:23 2022] Launched impl_1...
Run output will be captured here: F:/myAn3/ssc/PROIECT/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/myAn3/ssc/PROIECT/project_1/.Xil/Vivado-11020-DESKTOP-2AAQ2E1/dcp/placuta.xdc]
Finished Parsing XDC File [F:/myAn3/ssc/PROIECT/project_1/.Xil/Vivado-11020-DESKTOP-2AAQ2E1/dcp/placuta.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1062.848 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1062.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.676 ; gain = 304.543
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 06 23:02:44 2022...
