Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan  7 03:04:13 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (182)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (962)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (182)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (962)
--------------------------------------------------
 There are 962 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.094       -0.191                      3                11842        0.055        0.000                      0                11842        3.000        0.000                       0                  5797  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            22.866        0.000                      0                  542        0.164        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                    -0.094       -0.191                      3                 6500        0.055        0.000                      0                 6500        4.500        0.000                       0                  5735  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.597        0.000                      0                 9602        0.057        0.000                      0                 9602  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.866ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.403ns  (logic 6.008ns (36.627%)  route 10.395ns (63.373%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.951    11.410    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.124    11.534 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0/O
                         net (fo=16, routed)          6.415    17.949    U_FrameBufferLeft/ADDRBWRADDR[7]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.816    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -17.949    
  -------------------------------------------------------------------
                         slack                                 22.866    

Slack (MET) :             23.547ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.727ns  (logic 6.008ns (38.201%)  route 9.719ns (61.799%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.951    11.410    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.124    11.534 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0/O
                         net (fo=16, routed)          5.739    17.273    U_FrameBufferLeft/ADDRBWRADDR[7]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.493    
                         clock uncertainty           -0.106    41.387    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.821    U_FrameBufferLeft/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                         -17.273    
  -------------------------------------------------------------------
                         slack                                 23.547    

Slack (MET) :             23.619ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.650ns  (logic 6.008ns (38.389%)  route 9.642ns (61.611%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[8])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.198    11.657    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.124    11.781 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          5.415    17.196    U_FrameBufferLeft/ADDRBWRADDR[8]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.816    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -17.196    
  -------------------------------------------------------------------
                         slack                                 23.619    

Slack (MET) :             23.738ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.531ns  (logic 6.008ns (38.683%)  route 9.523ns (61.317%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[12])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[12]
                         net (fo=2, routed)           0.803    11.262    U_vga_controller/U_Pixel_Counter/P[12]
    SLICE_X48Y63         LUT4 (Prop_lut4_I1_O)        0.124    11.386 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0/O
                         net (fo=16, routed)          5.691    17.077    U_FrameBufferLeft/ADDRBWRADDR[12]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.816    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -17.077    
  -------------------------------------------------------------------
                         slack                                 23.738    

Slack (MET) :             23.882ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.389ns  (logic 6.008ns (39.040%)  route 9.381ns (60.960%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.951    11.410    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.124    11.534 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0/O
                         net (fo=16, routed)          5.401    16.935    U_FrameBufferLeft/ADDRBWRADDR[7]
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483    41.483    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.007    41.490    
                         clock uncertainty           -0.106    41.384    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.818    U_FrameBufferLeft/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.818    
                         arrival time                         -16.935    
  -------------------------------------------------------------------
                         slack                                 23.882    

Slack (MET) :             24.031ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 6.008ns (39.425%)  route 9.231ns (60.575%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[10])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           0.915    11.374    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.124    11.498 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0/O
                         net (fo=16, routed)          5.287    16.785    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.816    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -16.785    
  -------------------------------------------------------------------
                         slack                                 24.031    

Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.051ns  (logic 6.008ns (39.917%)  route 9.043ns (60.083%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.951    11.410    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.124    11.534 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0/O
                         net (fo=16, routed)          5.063    16.597    U_FrameBufferLeft/ADDRBWRADDR[7]
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.482    41.482    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.106    41.383    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.817    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         40.817    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                 24.219    

Slack (MET) :             24.244ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 6.008ns (39.985%)  route 9.018ns (60.015%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[9])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[9]
                         net (fo=2, routed)           1.172    11.631    U_vga_controller/U_Pixel_Counter/P[9]
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.124    11.755 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0/O
                         net (fo=16, routed)          4.817    16.572    U_FrameBufferLeft/ADDRBWRADDR[9]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.816    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -16.572    
  -------------------------------------------------------------------
                         slack                                 24.244    

Slack (MET) :             24.300ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.974ns  (logic 6.008ns (40.122%)  route 8.966ns (59.878%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[8])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.198    11.657    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.124    11.781 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0/O
                         net (fo=16, routed)          4.739    16.520    U_FrameBufferLeft/ADDRBWRADDR[8]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000    41.493    
                         clock uncertainty           -0.106    41.387    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.821    U_FrameBufferLeft/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                         -16.520    
  -------------------------------------------------------------------
                         slack                                 24.300    

Slack (MET) :             24.406ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.864ns  (logic 6.008ns (40.420%)  route 8.856ns (59.580%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.546     1.546    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.456     2.002 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          1.909     3.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.150     4.061 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1/O
                         net (fo=4, routed)           1.120     5.181    U_qvga_addr_decoder/y_pixel[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[14])
                                                      5.278    10.459 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           0.946    11.405    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X48Y63         LUT4 (Prop_lut4_I1_O)        0.124    11.529 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0/O
                         net (fo=16, routed)          4.881    16.410    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.816    U_FrameBufferLeft/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.816    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                 24.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X39Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=14, routed)          0.111     0.808    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.853 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.853    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X38Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.822     0.822    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X38Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.120     0.689    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.552     0.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X32Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141     0.693 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.173     0.866    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X32Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X32Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X32Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X32Y79         FDCE (Hold_fdce_C_D)         0.092     0.644    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.981%)  route 0.202ns (52.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=31, routed)          0.202     0.899    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X39Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.944 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.944    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X39Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.822     0.822    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X39Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X39Y66         FDCE (Hold_fdce_C_D)         0.092     0.662    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.212ns (49.202%)  route 0.219ns (50.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.556     0.556    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X38Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=16, routed)          0.219     0.939    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X38Y65         LUT5 (Prop_lut5_I2_O)        0.048     0.987 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.987    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X38Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X38Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.131     0.702    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=15, routed)          0.191     0.889    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X37Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.934 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X37Y65         FDCE (Hold_fdce_C_D)         0.091     0.648    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=15, routed)          0.193     0.891    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.936    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X37Y65         FDCE (Hold_fdce_C_D)         0.092     0.649    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X39Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=30, routed)          0.215     0.912    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.042     0.954 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.954    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X39Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X39Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107     0.664    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.552     0.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X32Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.128     0.680 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=7, routed)           0.176     0.856    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X32Y79         LUT3 (Prop_lut3_I0_O)        0.102     0.958 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.958    U_vga_controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X32Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X32Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X32Y79         FDCE (Hold_fdce_C_D)         0.107     0.659    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.410%)  route 0.215ns (53.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X39Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=30, routed)          0.215     0.912    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.957 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.957    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X39Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.823     0.823    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X39Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.091     0.648    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.564%)  route 0.231ns (55.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.552     0.552    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=29, routed)          0.231     0.924    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.045     0.969 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.969    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.818     0.818    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X33Y79         FDCE (Hold_fdce_C_D)         0.091     0.643    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y20     U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y78     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y78     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y65     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y65     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y65     U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y65     U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y65     U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y65     U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y79     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y78     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.094ns,  Total Violation       -0.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.131ns  (logic 4.196ns (41.417%)  route 5.935ns (58.583%))
  Logic Levels:           17  (CARRY4=5 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.739     5.260    U_DepthAlgorithm_window/clk
    SLICE_X18Y142        FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/Q
                         net (fo=7, routed)           1.168     6.884    U_DepthAlgorithm_window/window_R_reg[1][1]_655[1]
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  U_DepthAlgorithm_window/window_cost[0][11]_i_154/O
                         net (fo=1, routed)           0.403     7.411    U_DepthAlgorithm_window/window_cost[0][11]_i_154_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_DepthAlgorithm_window/window_cost[0][11]_i_146/O
                         net (fo=1, routed)           0.151     7.686    U_DepthAlgorithm_window/window_cost[0][11]_i_146_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.810 r  U_DepthAlgorithm_window/window_cost[0][11]_i_108/O
                         net (fo=8, routed)           0.504     8.315    U_DepthAlgorithm_window/window_cost[0][11]_i_108_n_0
    SLICE_X18Y138        LUT3 (Prop_lut3_I1_O)        0.124     8.439 r  U_DepthAlgorithm_window/window_cost[0][11]_i_141/O
                         net (fo=2, routed)           0.327     8.766    U_DepthAlgorithm_window/window_cost[0][11]_i_141_n_0
    SLICE_X14Y138        LUT5 (Prop_lut5_I3_O)        0.124     8.890 r  U_DepthAlgorithm_window/window_cost[0][11]_i_101/O
                         net (fo=2, routed)           0.572     9.462    U_DepthAlgorithm_window/window_cost[0][11]_i_101_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  U_DepthAlgorithm_window/window_cost[0][11]_i_103/O
                         net (fo=1, routed)           0.000     9.586    U_DepthAlgorithm_window/window_cost[0][11]_i_103_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.984    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.206 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_45/O[0]
                         net (fo=2, routed)           0.738    10.944    U_DepthAlgorithm_window_n_42
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.299    11.243 r  window_cost[0][11]_i_26/O
                         net (fo=2, routed)           0.313    11.556    window_cost[0][11]_i_26_n_0
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.124    11.680 r  window_cost[0][11]_i_30/O
                         net (fo=1, routed)           0.000    11.680    U_DepthAlgorithm_window/window_cost[0][7]_i_14_1[1]
    SLICE_X11Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.260 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10/O[2]
                         net (fo=4, routed)           0.480    12.740    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10_n_5
    SLICE_X13Y141        LUT3 (Prop_lut3_I2_O)        0.302    13.042 r  U_DepthAlgorithm_window/window_cost[0][11]_i_14/O
                         net (fo=3, routed)           0.308    13.350    U_DepthAlgorithm_window/window_cost[0][11]_i_14_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I3_O)        0.124    13.474 f  U_DepthAlgorithm_window/window_cost[0][7]_i_11/O
                         net (fo=2, routed)           0.302    13.776    U_DepthAlgorithm_window/window_cost[0][7]_i_11_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    13.900 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.668    14.568    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X12Y142        LUT3 (Prop_lut3_I0_O)        0.124    14.692 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.692    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.068 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.068    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.391 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.391    U_DepthAlgorithm_window/calc_window_cost_return[9]
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][9]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.109    15.297    U_DepthAlgorithm_window/window_cost_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 4.188ns (41.371%)  route 5.935ns (58.629%))
  Logic Levels:           17  (CARRY4=5 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.739     5.260    U_DepthAlgorithm_window/clk
    SLICE_X18Y142        FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/Q
                         net (fo=7, routed)           1.168     6.884    U_DepthAlgorithm_window/window_R_reg[1][1]_655[1]
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  U_DepthAlgorithm_window/window_cost[0][11]_i_154/O
                         net (fo=1, routed)           0.403     7.411    U_DepthAlgorithm_window/window_cost[0][11]_i_154_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_DepthAlgorithm_window/window_cost[0][11]_i_146/O
                         net (fo=1, routed)           0.151     7.686    U_DepthAlgorithm_window/window_cost[0][11]_i_146_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.810 r  U_DepthAlgorithm_window/window_cost[0][11]_i_108/O
                         net (fo=8, routed)           0.504     8.315    U_DepthAlgorithm_window/window_cost[0][11]_i_108_n_0
    SLICE_X18Y138        LUT3 (Prop_lut3_I1_O)        0.124     8.439 r  U_DepthAlgorithm_window/window_cost[0][11]_i_141/O
                         net (fo=2, routed)           0.327     8.766    U_DepthAlgorithm_window/window_cost[0][11]_i_141_n_0
    SLICE_X14Y138        LUT5 (Prop_lut5_I3_O)        0.124     8.890 r  U_DepthAlgorithm_window/window_cost[0][11]_i_101/O
                         net (fo=2, routed)           0.572     9.462    U_DepthAlgorithm_window/window_cost[0][11]_i_101_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  U_DepthAlgorithm_window/window_cost[0][11]_i_103/O
                         net (fo=1, routed)           0.000     9.586    U_DepthAlgorithm_window/window_cost[0][11]_i_103_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.984    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.206 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_45/O[0]
                         net (fo=2, routed)           0.738    10.944    U_DepthAlgorithm_window_n_42
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.299    11.243 r  window_cost[0][11]_i_26/O
                         net (fo=2, routed)           0.313    11.556    window_cost[0][11]_i_26_n_0
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.124    11.680 r  window_cost[0][11]_i_30/O
                         net (fo=1, routed)           0.000    11.680    U_DepthAlgorithm_window/window_cost[0][7]_i_14_1[1]
    SLICE_X11Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.260 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10/O[2]
                         net (fo=4, routed)           0.480    12.740    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10_n_5
    SLICE_X13Y141        LUT3 (Prop_lut3_I2_O)        0.302    13.042 r  U_DepthAlgorithm_window/window_cost[0][11]_i_14/O
                         net (fo=3, routed)           0.308    13.350    U_DepthAlgorithm_window/window_cost[0][11]_i_14_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I3_O)        0.124    13.474 f  U_DepthAlgorithm_window/window_cost[0][7]_i_11/O
                         net (fo=2, routed)           0.302    13.776    U_DepthAlgorithm_window/window_cost[0][7]_i_11_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    13.900 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.668    14.568    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X12Y142        LUT3 (Prop_lut3_I0_O)        0.124    14.692 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.692    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.068 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.068    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.383 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.383    U_DepthAlgorithm_window/calc_window_cost_return[11]
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][11]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.109    15.297    U_DepthAlgorithm_window/window_cost_reg[0][11]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 4.112ns (40.927%)  route 5.935ns (59.073%))
  Logic Levels:           17  (CARRY4=5 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.739     5.260    U_DepthAlgorithm_window/clk
    SLICE_X18Y142        FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/Q
                         net (fo=7, routed)           1.168     6.884    U_DepthAlgorithm_window/window_R_reg[1][1]_655[1]
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  U_DepthAlgorithm_window/window_cost[0][11]_i_154/O
                         net (fo=1, routed)           0.403     7.411    U_DepthAlgorithm_window/window_cost[0][11]_i_154_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_DepthAlgorithm_window/window_cost[0][11]_i_146/O
                         net (fo=1, routed)           0.151     7.686    U_DepthAlgorithm_window/window_cost[0][11]_i_146_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.810 r  U_DepthAlgorithm_window/window_cost[0][11]_i_108/O
                         net (fo=8, routed)           0.504     8.315    U_DepthAlgorithm_window/window_cost[0][11]_i_108_n_0
    SLICE_X18Y138        LUT3 (Prop_lut3_I1_O)        0.124     8.439 r  U_DepthAlgorithm_window/window_cost[0][11]_i_141/O
                         net (fo=2, routed)           0.327     8.766    U_DepthAlgorithm_window/window_cost[0][11]_i_141_n_0
    SLICE_X14Y138        LUT5 (Prop_lut5_I3_O)        0.124     8.890 r  U_DepthAlgorithm_window/window_cost[0][11]_i_101/O
                         net (fo=2, routed)           0.572     9.462    U_DepthAlgorithm_window/window_cost[0][11]_i_101_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  U_DepthAlgorithm_window/window_cost[0][11]_i_103/O
                         net (fo=1, routed)           0.000     9.586    U_DepthAlgorithm_window/window_cost[0][11]_i_103_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.984    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.206 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_45/O[0]
                         net (fo=2, routed)           0.738    10.944    U_DepthAlgorithm_window_n_42
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.299    11.243 r  window_cost[0][11]_i_26/O
                         net (fo=2, routed)           0.313    11.556    window_cost[0][11]_i_26_n_0
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.124    11.680 r  window_cost[0][11]_i_30/O
                         net (fo=1, routed)           0.000    11.680    U_DepthAlgorithm_window/window_cost[0][7]_i_14_1[1]
    SLICE_X11Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.260 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10/O[2]
                         net (fo=4, routed)           0.480    12.740    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10_n_5
    SLICE_X13Y141        LUT3 (Prop_lut3_I2_O)        0.302    13.042 r  U_DepthAlgorithm_window/window_cost[0][11]_i_14/O
                         net (fo=3, routed)           0.308    13.350    U_DepthAlgorithm_window/window_cost[0][11]_i_14_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I3_O)        0.124    13.474 f  U_DepthAlgorithm_window/window_cost[0][7]_i_11/O
                         net (fo=2, routed)           0.302    13.776    U_DepthAlgorithm_window/window_cost[0][7]_i_11_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    13.900 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.668    14.568    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X12Y142        LUT3 (Prop_lut3_I0_O)        0.124    14.692 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.692    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.068 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.068    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.307 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.307    U_DepthAlgorithm_window/calc_window_cost_return[10]
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][10]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.109    15.297    U_DepthAlgorithm_window/window_cost_reg[0][10]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.027ns  (logic 4.092ns (40.809%)  route 5.935ns (59.191%))
  Logic Levels:           17  (CARRY4=5 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.739     5.260    U_DepthAlgorithm_window/clk
    SLICE_X18Y142        FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/Q
                         net (fo=7, routed)           1.168     6.884    U_DepthAlgorithm_window/window_R_reg[1][1]_655[1]
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  U_DepthAlgorithm_window/window_cost[0][11]_i_154/O
                         net (fo=1, routed)           0.403     7.411    U_DepthAlgorithm_window/window_cost[0][11]_i_154_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_DepthAlgorithm_window/window_cost[0][11]_i_146/O
                         net (fo=1, routed)           0.151     7.686    U_DepthAlgorithm_window/window_cost[0][11]_i_146_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.810 r  U_DepthAlgorithm_window/window_cost[0][11]_i_108/O
                         net (fo=8, routed)           0.504     8.315    U_DepthAlgorithm_window/window_cost[0][11]_i_108_n_0
    SLICE_X18Y138        LUT3 (Prop_lut3_I1_O)        0.124     8.439 r  U_DepthAlgorithm_window/window_cost[0][11]_i_141/O
                         net (fo=2, routed)           0.327     8.766    U_DepthAlgorithm_window/window_cost[0][11]_i_141_n_0
    SLICE_X14Y138        LUT5 (Prop_lut5_I3_O)        0.124     8.890 r  U_DepthAlgorithm_window/window_cost[0][11]_i_101/O
                         net (fo=2, routed)           0.572     9.462    U_DepthAlgorithm_window/window_cost[0][11]_i_101_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  U_DepthAlgorithm_window/window_cost[0][11]_i_103/O
                         net (fo=1, routed)           0.000     9.586    U_DepthAlgorithm_window/window_cost[0][11]_i_103_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.984    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.206 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_45/O[0]
                         net (fo=2, routed)           0.738    10.944    U_DepthAlgorithm_window_n_42
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.299    11.243 r  window_cost[0][11]_i_26/O
                         net (fo=2, routed)           0.313    11.556    window_cost[0][11]_i_26_n_0
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.124    11.680 r  window_cost[0][11]_i_30/O
                         net (fo=1, routed)           0.000    11.680    U_DepthAlgorithm_window/window_cost[0][7]_i_14_1[1]
    SLICE_X11Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.260 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10/O[2]
                         net (fo=4, routed)           0.480    12.740    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10_n_5
    SLICE_X13Y141        LUT3 (Prop_lut3_I2_O)        0.302    13.042 r  U_DepthAlgorithm_window/window_cost[0][11]_i_14/O
                         net (fo=3, routed)           0.308    13.350    U_DepthAlgorithm_window/window_cost[0][11]_i_14_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I3_O)        0.124    13.474 f  U_DepthAlgorithm_window/window_cost[0][7]_i_11/O
                         net (fo=2, routed)           0.302    13.776    U_DepthAlgorithm_window/window_cost[0][7]_i_11_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    13.900 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.668    14.568    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X12Y142        LUT3 (Prop_lut3_I0_O)        0.124    14.692 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.692    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.068 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.068    U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.287 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.287    U_DepthAlgorithm_window/calc_window_cost_return[8]
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X12Y143        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][8]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)        0.109    15.297    U_DepthAlgorithm_window/window_cost_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 3.752ns (38.732%)  route 5.935ns (61.268%))
  Logic Levels:           16  (CARRY4=4 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.739     5.260    U_DepthAlgorithm_window/clk
    SLICE_X18Y142        FDRE                                         r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.456     5.716 r  U_DepthAlgorithm_window/window_R_reg[1][1][1]/Q
                         net (fo=7, routed)           1.168     6.884    U_DepthAlgorithm_window/window_R_reg[1][1]_655[1]
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  U_DepthAlgorithm_window/window_cost[0][11]_i_154/O
                         net (fo=1, routed)           0.403     7.411    U_DepthAlgorithm_window/window_cost[0][11]_i_154_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  U_DepthAlgorithm_window/window_cost[0][11]_i_146/O
                         net (fo=1, routed)           0.151     7.686    U_DepthAlgorithm_window/window_cost[0][11]_i_146_n_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I4_O)        0.124     7.810 r  U_DepthAlgorithm_window/window_cost[0][11]_i_108/O
                         net (fo=8, routed)           0.504     8.315    U_DepthAlgorithm_window/window_cost[0][11]_i_108_n_0
    SLICE_X18Y138        LUT3 (Prop_lut3_I1_O)        0.124     8.439 r  U_DepthAlgorithm_window/window_cost[0][11]_i_141/O
                         net (fo=2, routed)           0.327     8.766    U_DepthAlgorithm_window/window_cost[0][11]_i_141_n_0
    SLICE_X14Y138        LUT5 (Prop_lut5_I3_O)        0.124     8.890 r  U_DepthAlgorithm_window/window_cost[0][11]_i_101/O
                         net (fo=2, routed)           0.572     9.462    U_DepthAlgorithm_window/window_cost[0][11]_i_101_n_0
    SLICE_X13Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  U_DepthAlgorithm_window/window_cost[0][11]_i_103/O
                         net (fo=1, routed)           0.000     9.586    U_DepthAlgorithm_window/window_cost[0][11]_i_103_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.984    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_54_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.206 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_45/O[0]
                         net (fo=2, routed)           0.738    10.944    U_DepthAlgorithm_window_n_42
    SLICE_X10Y141        LUT3 (Prop_lut3_I2_O)        0.299    11.243 r  window_cost[0][11]_i_26/O
                         net (fo=2, routed)           0.313    11.556    window_cost[0][11]_i_26_n_0
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.124    11.680 r  window_cost[0][11]_i_30/O
                         net (fo=1, routed)           0.000    11.680    U_DepthAlgorithm_window/window_cost[0][7]_i_14_1[1]
    SLICE_X11Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.260 r  U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10/O[2]
                         net (fo=4, routed)           0.480    12.740    U_DepthAlgorithm_window/window_cost_reg[0][11]_i_10_n_5
    SLICE_X13Y141        LUT3 (Prop_lut3_I2_O)        0.302    13.042 r  U_DepthAlgorithm_window/window_cost[0][11]_i_14/O
                         net (fo=3, routed)           0.308    13.350    U_DepthAlgorithm_window/window_cost[0][11]_i_14_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I3_O)        0.124    13.474 f  U_DepthAlgorithm_window/window_cost[0][7]_i_11/O
                         net (fo=2, routed)           0.302    13.776    U_DepthAlgorithm_window/window_cost[0][7]_i_11_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.124    13.900 r  U_DepthAlgorithm_window/window_cost[0][7]_i_2/O
                         net (fo=2, routed)           0.668    14.568    U_DepthAlgorithm_window/window_cost[0][7]_i_2_n_0
    SLICE_X12Y142        LUT3 (Prop_lut3_I0_O)        0.124    14.692 r  U_DepthAlgorithm_window/window_cost[0][7]_i_6/O
                         net (fo=1, routed)           0.000    14.692    U_DepthAlgorithm_window/window_cost[0][7]_i_6_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.947 r  U_DepthAlgorithm_window/window_cost_reg[0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.947    U_DepthAlgorithm_window/calc_window_cost_return[7]
    SLICE_X12Y142        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.614    14.955    U_DepthAlgorithm_window/clk
    SLICE_X12Y142        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[0][7]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X12Y142        FDRE (Setup_fdre_C_D)        0.109    15.296    U_DepthAlgorithm_window/window_cost_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 3.699ns (39.103%)  route 5.761ns (60.897%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.806     5.327    U_DepthAlgorithm_window/clk
    SLICE_X7Y140         FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=39, routed)          1.505     7.288    U_DepthAlgorithm_window/window_L_reg[0][1]_160[0]
    SLICE_X14Y143        LUT6 (Prop_lut6_I1_O)        0.124     7.412 r  U_DepthAlgorithm_window/window_cost[1][11]_i_113/O
                         net (fo=1, routed)           0.300     7.713    U_DepthAlgorithm_window/window_cost[1][11]_i_113_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  U_DepthAlgorithm_window/window_cost[1][11]_i_99/O
                         net (fo=1, routed)           0.151     7.988    U_DepthAlgorithm_window/window_cost[1][11]_i_99_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I0_O)        0.124     8.112 r  U_DepthAlgorithm_window/window_cost[1][11]_i_68/O
                         net (fo=8, routed)           0.493     8.605    U_DepthAlgorithm_window/window_cost[1][11]_i_68_n_0
    SLICE_X18Y144        LUT5 (Prop_lut5_I1_O)        0.124     8.729 r  U_DepthAlgorithm_window/window_cost[1][11]_i_106/O
                         net (fo=2, routed)           0.465     9.194    U_DepthAlgorithm_window/window_cost[1][11]_i_106_n_0
    SLICE_X19Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.318 r  U_DepthAlgorithm_window/window_cost[1][11]_i_79/O
                         net (fo=1, routed)           0.000     9.318    U_DepthAlgorithm_window/window_cost[1][11]_i_79_n_0
    SLICE_X19Y144        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.898 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_43/O[2]
                         net (fo=2, routed)           0.749    10.647    U_DepthAlgorithm_window_n_23
    SLICE_X21Y145        LUT3 (Prop_lut3_I1_O)        0.302    10.949 r  window_cost[1][7]_i_23/O
                         net (fo=2, routed)           0.654    11.603    window_cost[1][7]_i_23_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.988 r  window_cost_reg[1][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.988    U_DepthAlgorithm_window/CO[0]
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.322 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8/O[1]
                         net (fo=4, routed)           0.712    13.034    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8_n_6
    SLICE_X19Y143        LUT6 (Prop_lut6_I1_O)        0.303    13.337 r  U_DepthAlgorithm_window/window_cost[1][7]_i_2/O
                         net (fo=2, routed)           0.731    14.068    U_DepthAlgorithm_window/window_cost[1][7]_i_2_n_0
    SLICE_X15Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.453 r  U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.453    U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.787 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.787    U_DepthAlgorithm_window/calc_window_cost0_return[9]
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][9]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X15Y146        FDRE (Setup_fdre_C_D)        0.062    15.250    U_DepthAlgorithm_window/window_cost_reg[1][9]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 3.678ns (38.968%)  route 5.761ns (61.032%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.806     5.327    U_DepthAlgorithm_window/clk
    SLICE_X7Y140         FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=39, routed)          1.505     7.288    U_DepthAlgorithm_window/window_L_reg[0][1]_160[0]
    SLICE_X14Y143        LUT6 (Prop_lut6_I1_O)        0.124     7.412 r  U_DepthAlgorithm_window/window_cost[1][11]_i_113/O
                         net (fo=1, routed)           0.300     7.713    U_DepthAlgorithm_window/window_cost[1][11]_i_113_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  U_DepthAlgorithm_window/window_cost[1][11]_i_99/O
                         net (fo=1, routed)           0.151     7.988    U_DepthAlgorithm_window/window_cost[1][11]_i_99_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I0_O)        0.124     8.112 r  U_DepthAlgorithm_window/window_cost[1][11]_i_68/O
                         net (fo=8, routed)           0.493     8.605    U_DepthAlgorithm_window/window_cost[1][11]_i_68_n_0
    SLICE_X18Y144        LUT5 (Prop_lut5_I1_O)        0.124     8.729 r  U_DepthAlgorithm_window/window_cost[1][11]_i_106/O
                         net (fo=2, routed)           0.465     9.194    U_DepthAlgorithm_window/window_cost[1][11]_i_106_n_0
    SLICE_X19Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.318 r  U_DepthAlgorithm_window/window_cost[1][11]_i_79/O
                         net (fo=1, routed)           0.000     9.318    U_DepthAlgorithm_window/window_cost[1][11]_i_79_n_0
    SLICE_X19Y144        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.898 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_43/O[2]
                         net (fo=2, routed)           0.749    10.647    U_DepthAlgorithm_window_n_23
    SLICE_X21Y145        LUT3 (Prop_lut3_I1_O)        0.302    10.949 r  window_cost[1][7]_i_23/O
                         net (fo=2, routed)           0.654    11.603    window_cost[1][7]_i_23_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.988 r  window_cost_reg[1][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.988    U_DepthAlgorithm_window/CO[0]
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.322 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8/O[1]
                         net (fo=4, routed)           0.712    13.034    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8_n_6
    SLICE_X19Y143        LUT6 (Prop_lut6_I1_O)        0.303    13.337 r  U_DepthAlgorithm_window/window_cost[1][7]_i_2/O
                         net (fo=2, routed)           0.731    14.068    U_DepthAlgorithm_window/window_cost[1][7]_i_2_n_0
    SLICE_X15Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.453 r  U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.453    U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.766 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.766    U_DepthAlgorithm_window/calc_window_cost0_return[11]
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][11]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X15Y146        FDRE (Setup_fdre_C_D)        0.062    15.250    U_DepthAlgorithm_window/window_cost_reg[1][11]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/depth_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/temp_mem_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 0.456ns (5.090%)  route 8.502ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.809     5.330    U_DepthAlgorithm_window/clk
    SLICE_X3Y145         FDRE                                         r  U_DepthAlgorithm_window/depth_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  U_DepthAlgorithm_window/depth_reg_reg[3]/Q
                         net (fo=160, routed)         8.502    14.288    U_DepthAlgorithm_window/depth_reg[3]
    SLICE_X35Y68         FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.424    14.765    U_DepthAlgorithm_window/clk
    SLICE_X35Y68         FDRE                                         r  U_DepthAlgorithm_window/temp_mem_reg[8][3]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X35Y68         FDRE (Setup_fdre_C_D)       -0.081    14.835    U_DepthAlgorithm_window/temp_mem_reg[8][3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 3.604ns (38.485%)  route 5.761ns (61.515%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.806     5.327    U_DepthAlgorithm_window/clk
    SLICE_X7Y140         FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=39, routed)          1.505     7.288    U_DepthAlgorithm_window/window_L_reg[0][1]_160[0]
    SLICE_X14Y143        LUT6 (Prop_lut6_I1_O)        0.124     7.412 r  U_DepthAlgorithm_window/window_cost[1][11]_i_113/O
                         net (fo=1, routed)           0.300     7.713    U_DepthAlgorithm_window/window_cost[1][11]_i_113_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  U_DepthAlgorithm_window/window_cost[1][11]_i_99/O
                         net (fo=1, routed)           0.151     7.988    U_DepthAlgorithm_window/window_cost[1][11]_i_99_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I0_O)        0.124     8.112 r  U_DepthAlgorithm_window/window_cost[1][11]_i_68/O
                         net (fo=8, routed)           0.493     8.605    U_DepthAlgorithm_window/window_cost[1][11]_i_68_n_0
    SLICE_X18Y144        LUT5 (Prop_lut5_I1_O)        0.124     8.729 r  U_DepthAlgorithm_window/window_cost[1][11]_i_106/O
                         net (fo=2, routed)           0.465     9.194    U_DepthAlgorithm_window/window_cost[1][11]_i_106_n_0
    SLICE_X19Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.318 r  U_DepthAlgorithm_window/window_cost[1][11]_i_79/O
                         net (fo=1, routed)           0.000     9.318    U_DepthAlgorithm_window/window_cost[1][11]_i_79_n_0
    SLICE_X19Y144        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.898 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_43/O[2]
                         net (fo=2, routed)           0.749    10.647    U_DepthAlgorithm_window_n_23
    SLICE_X21Y145        LUT3 (Prop_lut3_I1_O)        0.302    10.949 r  window_cost[1][7]_i_23/O
                         net (fo=2, routed)           0.654    11.603    window_cost[1][7]_i_23_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.988 r  window_cost_reg[1][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.988    U_DepthAlgorithm_window/CO[0]
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.322 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8/O[1]
                         net (fo=4, routed)           0.712    13.034    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8_n_6
    SLICE_X19Y143        LUT6 (Prop_lut6_I1_O)        0.303    13.337 r  U_DepthAlgorithm_window/window_cost[1][7]_i_2/O
                         net (fo=2, routed)           0.731    14.068    U_DepthAlgorithm_window/window_cost[1][7]_i_2_n_0
    SLICE_X15Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.453 r  U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.453    U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.692 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.692    U_DepthAlgorithm_window/calc_window_cost0_return[10]
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][10]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X15Y146        FDRE (Setup_fdre_C_D)        0.062    15.250    U_DepthAlgorithm_window/window_cost_reg[1][10]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.692    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/window_cost_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 3.588ns (38.380%)  route 5.761ns (61.620%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.806     5.327    U_DepthAlgorithm_window/clk
    SLICE_X7Y140         FDRE                                         r  U_DepthAlgorithm_window/window_L_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  U_DepthAlgorithm_window/window_L_reg[0][1][0]/Q
                         net (fo=39, routed)          1.505     7.288    U_DepthAlgorithm_window/window_L_reg[0][1]_160[0]
    SLICE_X14Y143        LUT6 (Prop_lut6_I1_O)        0.124     7.412 r  U_DepthAlgorithm_window/window_cost[1][11]_i_113/O
                         net (fo=1, routed)           0.300     7.713    U_DepthAlgorithm_window/window_cost[1][11]_i_113_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I4_O)        0.124     7.837 r  U_DepthAlgorithm_window/window_cost[1][11]_i_99/O
                         net (fo=1, routed)           0.151     7.988    U_DepthAlgorithm_window/window_cost[1][11]_i_99_n_0
    SLICE_X17Y143        LUT5 (Prop_lut5_I0_O)        0.124     8.112 r  U_DepthAlgorithm_window/window_cost[1][11]_i_68/O
                         net (fo=8, routed)           0.493     8.605    U_DepthAlgorithm_window/window_cost[1][11]_i_68_n_0
    SLICE_X18Y144        LUT5 (Prop_lut5_I1_O)        0.124     8.729 r  U_DepthAlgorithm_window/window_cost[1][11]_i_106/O
                         net (fo=2, routed)           0.465     9.194    U_DepthAlgorithm_window/window_cost[1][11]_i_106_n_0
    SLICE_X19Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.318 r  U_DepthAlgorithm_window/window_cost[1][11]_i_79/O
                         net (fo=1, routed)           0.000     9.318    U_DepthAlgorithm_window/window_cost[1][11]_i_79_n_0
    SLICE_X19Y144        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.898 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_43/O[2]
                         net (fo=2, routed)           0.749    10.647    U_DepthAlgorithm_window_n_23
    SLICE_X21Y145        LUT3 (Prop_lut3_I1_O)        0.302    10.949 r  window_cost[1][7]_i_23/O
                         net (fo=2, routed)           0.654    11.603    window_cost[1][7]_i_23_n_0
    SLICE_X17Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.988 r  window_cost_reg[1][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.988    U_DepthAlgorithm_window/CO[0]
    SLICE_X17Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.322 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8/O[1]
                         net (fo=4, routed)           0.712    13.034    U_DepthAlgorithm_window/window_cost_reg[1][11]_i_8_n_6
    SLICE_X19Y143        LUT6 (Prop_lut6_I1_O)        0.303    13.337 r  U_DepthAlgorithm_window/window_cost[1][7]_i_2/O
                         net (fo=2, routed)           0.731    14.068    U_DepthAlgorithm_window/window_cost[1][7]_i_2_n_0
    SLICE_X15Y145        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.453 r  U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.453    U_DepthAlgorithm_window/window_cost_reg[1][7]_i_1_n_0
    SLICE_X15Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.676 r  U_DepthAlgorithm_window/window_cost_reg[1][11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.676    U_DepthAlgorithm_window/calc_window_cost0_return[8]
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.615    14.956    U_DepthAlgorithm_window/clk
    SLICE_X15Y146        FDRE                                         r  U_DepthAlgorithm_window/window_cost_reg[1][8]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X15Y146        FDRE (Setup_fdre_C_D)        0.062    15.250    U_DepthAlgorithm_window/window_cost_reg[1][8]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window/j_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.664%)  route 0.229ns (52.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.551     1.434    U_DepthAlgorithm_window/clk
    SLICE_X38Y78         FDCE                                         r  U_DepthAlgorithm_window/j_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  U_DepthAlgorithm_window/j_reg[1]_rep/Q
                         net (fo=125, routed)         0.229     1.828    U_DepthAlgorithm_window/j_reg[1]_rep_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  U_DepthAlgorithm_window/j[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    U_DepthAlgorithm_window/j[3]_i_1_n_0
    SLICE_X34Y80         FDCE                                         r  U_DepthAlgorithm_window/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.818     1.946    U_DepthAlgorithm_window/clk
    SLICE_X34Y80         FDCE                                         r  U_DepthAlgorithm_window/j_reg[3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y80         FDCE (Hold_fdce_C_D)         0.121     1.818    U_DepthAlgorithm_window/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.645     1.529    U_top_SCCB_L/U_SCCB/clk
    SLICE_X53Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.136     1.805    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X52Y145        LUT5 (Prop_lut5_I0_O)        0.048     1.853 r  U_top_SCCB_L/U_SCCB/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_top_SCCB_L/U_SCCB/p_0_in__0[2]
    SLICE_X52Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.919     2.047    U_top_SCCB_L/U_SCCB/clk
    SLICE_X52Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
                         clock pessimism             -0.505     1.542    
    SLICE_X52Y145        FDCE (Hold_fdce_C_D)         0.131     1.673    U_top_SCCB_L/U_SCCB/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.645     1.529    U_top_SCCB_L/U_SCCB/clk
    SLICE_X53Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.136     1.805    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X52Y145        LUT4 (Prop_lut4_I2_O)        0.045     1.850 r  U_top_SCCB_L/U_SCCB/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_top_SCCB_L/U_SCCB/p_0_in__0[1]
    SLICE_X52Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.919     2.047    U_top_SCCB_L/U_SCCB/clk
    SLICE_X52Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
                         clock pessimism             -0.505     1.542    
    SLICE_X52Y145        FDCE (Hold_fdce_C_D)         0.121     1.663    U_top_SCCB_L/U_SCCB/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/p_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.543%)  route 0.111ns (37.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.644     1.528    U_top_SCCB_R/U_SCCB/clk
    SLICE_X44Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  U_top_SCCB_R/U_SCCB/p_counter_reg[4]/Q
                         net (fo=7, routed)           0.111     1.780    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[4]
    SLICE_X45Y147        LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  U_top_SCCB_R/U_SCCB/p_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    U_top_SCCB_R/U_SCCB/p_counter[9]_i_1__0_n_0
    SLICE_X45Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.918     2.046    U_top_SCCB_R/U_SCCB/clk
    SLICE_X45Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[9]/C
                         clock pessimism             -0.505     1.541    
    SLICE_X45Y147        FDCE (Hold_fdce_C_D)         0.091     1.632    U_top_SCCB_R/U_SCCB/p_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.851%)  route 0.146ns (41.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.646     1.530    U_top_SCCB_L/U_SCCB/clk
    SLICE_X54Y146        FDCE                                         r  U_top_SCCB_L/U_SCCB/a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDCE (Prop_fdce_C_Q)         0.164     1.694 f  U_top_SCCB_L/U_SCCB/a_reg_reg/Q
                         net (fo=4, routed)           0.146     1.840    U_top_SCCB_L/U_SCCB/a_reg
    SLICE_X56Y146        LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  U_top_SCCB_L/U_SCCB/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    U_top_SCCB_L/U_SCCB/p_1_in[0]
    SLICE_X56Y146        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.919     2.047    U_top_SCCB_L/U_SCCB/clk
    SLICE_X56Y146        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[0]/C
                         clock pessimism             -0.482     1.565    
    SLICE_X56Y146        FDCE (Hold_fdce_C_D)         0.121     1.686    U_top_SCCB_L/U_SCCB/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/scl_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.422%)  route 0.165ns (46.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.646     1.530    U_top_SCCB_R/U_SCCB/clk
    SLICE_X51Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDCE (Prop_fdce_C_Q)         0.141     1.671 f  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/Q
                         net (fo=8, routed)           0.165     1.835    U_top_SCCB_R/U_SCCB/scl_en_reg
    SLICE_X49Y148        LUT5 (Prop_lut5_I2_O)        0.048     1.883 r  U_top_SCCB_R/U_SCCB/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    U_top_SCCB_R/U_SCCB/p_0_in__1[2]
    SLICE_X49Y148        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.920     2.048    U_top_SCCB_R/U_SCCB/clk
    SLICE_X49Y148        FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X49Y148        FDCE (Hold_fdce_C_D)         0.107     1.673    U_top_SCCB_R/U_SCCB/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/o_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/scl_en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.048%)  route 0.107ns (33.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.646     1.530    U_top_SCCB_R/U_SCCB/clk
    SLICE_X50Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.164     1.694 r  U_top_SCCB_R/U_SCCB/o_clk_reg/Q
                         net (fo=8, routed)           0.107     1.801    U_top_SCCB_R/U_SCCB/o_clk_reg_n_0
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.045     1.846 r  U_top_SCCB_R/U_SCCB/scl_en_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    U_top_SCCB_R/U_SCCB/scl_en_reg_i_1__0_n_0
    SLICE_X51Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.920     2.048    U_top_SCCB_R/U_SCCB/clk
    SLICE_X51Y147        FDCE                                         r  U_top_SCCB_R/U_SCCB/scl_en_reg_reg/C
                         clock pessimism             -0.505     1.543    
    SLICE_X51Y147        FDCE (Hold_fdce_C_D)         0.092     1.635    U_top_SCCB_R/U_SCCB/scl_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.787%)  route 0.153ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.643     1.527    U_top_SCCB_R/U_SCCB/clk
    SLICE_X43Y146        FDCE                                         r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  U_top_SCCB_R/U_SCCB/p_counter_reg[6]/Q
                         net (fo=5, routed)           0.153     1.821    U_top_SCCB_R/U_SCCB/p_counter_reg_n_0_[6]
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  U_top_SCCB_R/U_SCCB/tick_i_2__0/O
                         net (fo=1, routed)           0.000     1.866    U_top_SCCB_R/U_SCCB/tick0_out
    SLICE_X44Y146        FDCE                                         r  U_top_SCCB_R/U_SCCB/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.917     2.045    U_top_SCCB_R/U_SCCB/clk
    SLICE_X44Y146        FDCE                                         r  U_top_SCCB_R/U_SCCB/tick_reg/C
                         clock pessimism             -0.482     1.563    
    SLICE_X44Y146        FDCE (Hold_fdce_C_D)         0.092     1.655    U_top_SCCB_R/U_SCCB/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.646     1.530    U_top_SCCB_L/U_SCCB/clk
    SLICE_X57Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDCE (Prop_fdce_C_Q)         0.128     1.658 r  U_top_SCCB_L/U_SCCB/p_counter_reg[7]/Q
                         net (fo=4, routed)           0.082     1.740    U_top_SCCB_L/U_SCCB/p_counter[7]
    SLICE_X57Y145        LUT6 (Prop_lut6_I3_O)        0.099     1.839 r  U_top_SCCB_L/U_SCCB/p_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_top_SCCB_L/U_SCCB/p_1_in[8]
    SLICE_X57Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.919     2.047    U_top_SCCB_L/U_SCCB/clk
    SLICE_X57Y145        FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[8]/C
                         clock pessimism             -0.517     1.530    
    SLICE_X57Y145        FDCE (Hold_fdce_C_D)         0.092     1.622    U_top_SCCB_L/U_SCCB/p_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_window/j_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_window/j_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.209ns (34.573%)  route 0.396ns (65.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.553     1.436    U_DepthAlgorithm_window/clk
    SLICE_X38Y80         FDCE                                         r  U_DepthAlgorithm_window/j_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_DepthAlgorithm_window/j_reg[0]_rep/Q
                         net (fo=126, routed)         0.396     1.996    U_DepthAlgorithm_window/j_reg[0]_rep_n_0
    SLICE_X34Y80         LUT5 (Prop_lut5_I1_O)        0.045     2.041 r  U_DepthAlgorithm_window/j[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     2.041    U_DepthAlgorithm_window/j[4]_rep__1_i_1_n_0
    SLICE_X34Y80         FDCE                                         r  U_DepthAlgorithm_window/j_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        0.818     1.946    U_DepthAlgorithm_window/clk
    SLICE_X34Y80         FDCE                                         r  U_DepthAlgorithm_window/j_reg[4]_rep__1/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y80         FDCE (Hold_fdce_C_D)         0.121     1.818    U_DepthAlgorithm_window/j_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y58   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y58   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y81   U_DepthAlgorithm_window/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y89   U_DepthAlgorithm_window/mem_L_reg[2][37][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y115  U_DepthAlgorithm_window/mem_L_reg[2][37][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y115  U_DepthAlgorithm_window/mem_L_reg[2][38][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y98   U_DepthAlgorithm_window/mem_L_reg[2][38][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y98   U_DepthAlgorithm_window/mem_L_reg[2][38][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y98   U_DepthAlgorithm_window/mem_L_reg[2][38][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y115  U_DepthAlgorithm_window/mem_L_reg[2][38][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y138  U_DepthAlgorithm_window/mem_R_reg[2][34][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y138  U_DepthAlgorithm_window/mem_R_reg[2][34][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y138  U_DepthAlgorithm_window/mem_R_reg[2][34][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y128  U_DepthAlgorithm_window/mem_R_reg[2][36][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y120  U_DepthAlgorithm_window/mem_L_reg[2][40][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y120  U_DepthAlgorithm_window/mem_L_reg[2][43][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  U_DepthAlgorithm_window/mem_R_reg[2][3][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  U_DepthAlgorithm_window/mem_R_reg[2][3][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y120  U_DepthAlgorithm_window/mem_L_reg[2][45][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y89   U_DepthAlgorithm_window/mem_L_reg[2][37][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y115  U_DepthAlgorithm_window/mem_L_reg[2][37][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y98   U_DepthAlgorithm_window/mem_L_reg[2][38][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y98   U_DepthAlgorithm_window/mem_L_reg[2][38][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y98   U_DepthAlgorithm_window/mem_L_reg[2][38][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y97   U_DepthAlgorithm_window/mem_L_reg[2][39][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y97   U_DepthAlgorithm_window/mem_L_reg[2][39][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y97   U_DepthAlgorithm_window/mem_L_reg[2][39][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y104  U_DepthAlgorithm_window/mem_L_reg[2][3][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y103  U_DepthAlgorithm_window/mem_L_reg[2][3][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][26][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.326ns  (logic 5.857ns (47.519%)  route 6.469ns (52.481%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.293    13.908    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X38Y144        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X38Y144        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][26][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)       -0.206    14.505    U_DepthAlgorithm_window/mem_R_reg[2][26][4]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][84][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.236ns  (logic 5.857ns (47.865%)  route 6.379ns (52.135%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.204    13.819    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X44Y141        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][84][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X44Y141        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][84][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X44Y141        FDRE (Setup_fdre_C_D)       -0.242    14.469    U_DepthAlgorithm_window/mem_R_reg[2][84][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][13][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 5.857ns (47.829%)  route 6.389ns (52.171%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.213    13.828    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X30Y147        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.610    14.951    U_DepthAlgorithm_window/clk
    SLICE_X30Y147        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][13][4]/C
                         clock pessimism              0.000    14.951    
                         clock uncertainty           -0.238    14.713    
    SLICE_X30Y147        FDRE (Setup_fdre_C_D)       -0.220    14.493    U_DepthAlgorithm_window/mem_R_reg[2][13][4]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][42][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.217ns  (logic 5.857ns (47.942%)  route 6.360ns (52.058%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.185    13.799    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X36Y143        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][42][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X36Y143        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][42][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X36Y143        FDRE (Setup_fdre_C_D)       -0.242    14.469    U_DepthAlgorithm_window/mem_R_reg[2][42][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][20][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.213ns  (logic 5.857ns (47.957%)  route 6.356ns (52.043%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.181    13.796    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X40Y142        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][20][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X40Y142        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][20][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X40Y142        FDRE (Setup_fdre_C_D)       -0.242    14.469    U_DepthAlgorithm_window/mem_R_reg[2][20][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][88][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 5.857ns (47.963%)  route 6.354ns (52.037%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.179    13.794    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X45Y141        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][88][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X45Y141        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][88][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X45Y141        FDRE (Setup_fdre_C_D)       -0.242    14.469    U_DepthAlgorithm_window/mem_R_reg[2][88][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 5.857ns (47.980%)  route 6.350ns (52.020%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.175    13.790    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X41Y142        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X41Y142        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][9][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X41Y142        FDRE (Setup_fdre_C_D)       -0.242    14.469    U_DepthAlgorithm_window/mem_R_reg[2][9][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][80][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.206ns  (logic 5.857ns (47.986%)  route 6.349ns (52.014%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.173    13.788    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X43Y142        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][80][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.608    14.949    U_DepthAlgorithm_window/clk
    SLICE_X43Y142        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][80][4]/C
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.238    14.711    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.242    14.469    U_DepthAlgorithm_window/mem_R_reg[2][80][4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][140][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.207ns  (logic 5.632ns (46.139%)  route 6.575ns (53.861%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT5=1)
  Clock Path Skew:        3.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.063 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/O[2]
                         net (fo=1, routed)           1.382    10.445    U_rgb2gray_R/mem_R_reg[0][158][3]_1[2]
    SLICE_X29Y110        LUT2 (Prop_lut2_I1_O)        0.302    10.747 r  U_rgb2gray_R/mem_R[2][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.747    U_rgb2gray_R/mem_R[2][0][3]_i_8_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.148 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.148    U_rgb2gray_R/mem_R_reg[2][0][3]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.496 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/O[1]
                         net (fo=480, routed)         2.293    13.789    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[0]
    SLICE_X16Y144        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][140][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.614    14.955    U_DepthAlgorithm_window/clk
    SLICE_X16Y144        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][140][1]/C
                         clock pessimism              0.000    14.955    
                         clock uncertainty           -0.238    14.717    
    SLICE_X16Y144        FDRE (Setup_fdre_C_D)       -0.246    14.471    U_DepthAlgorithm_window/mem_R_reg[2][140][1]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[2][87][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.196ns  (logic 5.857ns (48.023%)  route 6.339ns (51.977%))
  Logic Levels:           10  (CARRY4=6 LUT2=3 LUT5=1)
  Clock Path Skew:        3.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.582     1.582    U_FrameBufferRight/vga_clk
    RAMB36_X1Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.036 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=12, routed)          1.322     5.359    U_FrameBufferRight/rData[2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.150     5.509 r  U_FrameBufferRight/gray0__0_carry_i_3__1/O
                         net (fo=2, routed)           0.863     6.371    U_FrameBufferRight/mem_reg_0_4_1[0]
    SLICE_X40Y78         LUT5 (Prop_lut5_I0_O)        0.326     6.697 r  U_FrameBufferRight/gray0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.697    U_rgb2gray_R/mem_R_reg[2][0][3]_i_18_1[1]
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  U_rgb2gray_R/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    U_rgb2gray_R/gray0__0_carry_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.469 r  U_rgb2gray_R/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.714     8.184    U_rgb2gray_R/mem_reg_0_4[1]
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.299     8.483 r  U_rgb2gray_R/mem_R[2][0][3]_i_21/O
                         net (fo=1, routed)           0.000     8.483    U_FrameBufferRight/mem_R[2][0][3]_i_10_1[1]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.033    U_FrameBufferRight/mem_R_reg[2][0][3]_i_13_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.255 r  U_FrameBufferRight/mem_R_reg[2][0][3]_i_12/O[0]
                         net (fo=1, routed)           1.276    10.531    U_rgb2gray_R/mem_R_reg[0][158][3]_1[4]
    SLICE_X29Y111        LUT2 (Prop_lut2_I1_O)        0.299    10.830 r  U_rgb2gray_R/mem_R[2][0][3]_i_5/O
                         net (fo=1, routed)           0.000    10.830    U_rgb2gray_R/mem_R[2][0][3]_i_5_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.380 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.380    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.615 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         2.164    13.779    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X35Y141        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][87][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.607    14.948    U_DepthAlgorithm_window/clk
    SLICE_X35Y141        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[2][87][4]/C
                         clock pessimism              0.000    14.948    
                         clock uncertainty           -0.238    14.710    
    SLICE_X35Y141        FDRE (Setup_fdre_C_D)       -0.242    14.468    U_DepthAlgorithm_window/mem_R_reg[2][87][4]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  0.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.678ns (16.129%)  route 3.526ns (83.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.063ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.424     1.424    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.337     1.761 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=71, routed)          2.614     4.375    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X30Y81         LUT6 (Prop_lut6_I1_O)        0.241     4.616 r  U_vga_controller/U_Pixel_Counter/FSM_sequential_state_reg_i_4/O
                         net (fo=2, routed)           0.911     5.527    U_DepthAlgorithm_window/FSM_sequential_state_reg_reg_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.100     5.627 r  U_DepthAlgorithm_window/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     5.627    U_DepthAlgorithm_window/FSM_sequential_state_reg_i_1_n_0
    SLICE_X31Y81         FDCE                                         r  U_DepthAlgorithm_window/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.542     5.063    U_DepthAlgorithm_window/clk
    SLICE_X31Y81         FDCE                                         r  U_DepthAlgorithm_window/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.000     5.063    
                         clock uncertainty            0.238     5.301    
    SLICE_X31Y81         FDCE (Hold_fdce_C_D)         0.269     5.570    U_DepthAlgorithm_window/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         -5.570    
                         arrival time                           5.627    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 2.341ns (52.901%)  route 2.084ns (47.099%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.368     4.205    U_rgb2gray_R/rData[2]
    SLICE_X38Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339     4.544 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.717     5.260    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X29Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     5.717 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.717    U_rgb2gray_R/mem_R_reg[2][0][3]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.909 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/O[2]
                         net (fo=480, routed)         0.000     5.909    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[1]
    SLICE_X29Y111        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.734     5.255    U_DepthAlgorithm_window/clk
    SLICE_X29Y111        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][2]/C
                         clock pessimism              0.000     5.255    
                         clock uncertainty            0.238     5.494    
    SLICE_X29Y111        FDRE (Hold_fdre_C_D)         0.287     5.781    U_DepthAlgorithm_window/mem_R_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.781    
                         arrival time                           5.909    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[1][48][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.578ns (14.495%)  route 3.409ns (85.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.424     1.424    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.337     1.761 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=71, routed)          1.481     3.241    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.241     3.482 r  U_vga_controller/U_Pixel_Counter/mem_L[1][48][4]_i_1/O
                         net (fo=10, routed)          1.929     5.411    U_DepthAlgorithm_window/mem_L_reg[1][48][0]_0[0]
    SLICE_X33Y88         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][48][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.550     5.071    U_DepthAlgorithm_window/clk
    SLICE_X33Y88         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][48][0]/C
                         clock pessimism              0.000     5.071    
                         clock uncertainty            0.238     5.309    
    SLICE_X33Y88         FDRE (Hold_fdre_C_CE)       -0.045     5.264    U_DepthAlgorithm_window/mem_L_reg[1][48][0]
  -------------------------------------------------------------------
                         required time                         -5.264    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[1][15][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.467ns (11.653%)  route 3.541ns (88.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.424     1.424    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.367     1.791 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=129, routed)         1.696     3.487    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.100     3.587 r  U_vga_controller/U_Pixel_Counter/mem_L[1][15][4]_i_1/O
                         net (fo=10, routed)          1.845     5.431    U_DepthAlgorithm_window/mem_L_reg[1][15][0]_0[0]
    SLICE_X37Y96         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.553     5.074    U_DepthAlgorithm_window/clk
    SLICE_X37Y96         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][15][1]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y96         FDRE (Hold_fdre_C_CE)       -0.045     5.267    U_DepthAlgorithm_window/mem_L_reg[1][15][1]
  -------------------------------------------------------------------
                         required time                         -5.267    
                         arrival time                           5.431    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[1][15][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.467ns (11.653%)  route 3.541ns (88.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.424     1.424    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.367     1.791 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=129, routed)         1.696     3.487    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.100     3.587 r  U_vga_controller/U_Pixel_Counter/mem_L[1][15][4]_i_1/O
                         net (fo=10, routed)          1.845     5.431    U_DepthAlgorithm_window/mem_L_reg[1][15][0]_0[0]
    SLICE_X37Y96         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.553     5.074    U_DepthAlgorithm_window/clk
    SLICE_X37Y96         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][15][2]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y96         FDRE (Hold_fdre_C_CE)       -0.045     5.267    U_DepthAlgorithm_window/mem_L_reg[1][15][2]
  -------------------------------------------------------------------
                         required time                         -5.267    
                         arrival time                           5.431    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[1][15][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.467ns (11.653%)  route 3.541ns (88.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.424     1.424    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.367     1.791 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=129, routed)         1.696     3.487    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.100     3.587 r  U_vga_controller/U_Pixel_Counter/mem_L[1][15][4]_i_1/O
                         net (fo=10, routed)          1.845     5.431    U_DepthAlgorithm_window/mem_L_reg[1][15][0]_0[0]
    SLICE_X37Y96         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[1][15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.553     5.074    U_DepthAlgorithm_window/clk
    SLICE_X37Y96         FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[1][15][5]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X37Y96         FDRE (Hold_fdre_C_CE)       -0.045     5.267    U_DepthAlgorithm_window/mem_R_reg[1][15][5]
  -------------------------------------------------------------------
                         required time                         -5.267    
                         arrival time                           5.431    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 2.391ns (53.427%)  route 2.084ns (46.573%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.368     4.205    U_rgb2gray_R/rData[2]
    SLICE_X38Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339     4.544 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.717     5.260    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X29Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     5.717 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.717    U_rgb2gray_R/mem_R_reg[2][0][3]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.959 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/O[0]
                         net (fo=480, routed)         0.000     5.959    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[3]
    SLICE_X29Y112        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.733     5.254    U_DepthAlgorithm_window/clk
    SLICE_X29Y112        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][4]/C
                         clock pessimism              0.000     5.254    
                         clock uncertainty            0.238     5.493    
    SLICE_X29Y112        FDRE (Hold_fdre_C_D)         0.287     5.780    U_DepthAlgorithm_window/mem_R_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           5.959    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 2.366ns (53.165%)  route 2.084ns (46.835%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.254ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.368     4.205    U_rgb2gray_R/rData[2]
    SLICE_X38Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339     4.544 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.717     5.260    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X29Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     5.717 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.717    U_rgb2gray_R/mem_R_reg[2][0][3]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    U_rgb2gray_R/mem_R_reg[2][0][3]_i_1_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.934 r  U_rgb2gray_R/mem_R_reg[2][0][5]_i_1/CO[1]
                         net (fo=480, routed)         0.000     5.934    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[4]
    SLICE_X29Y112        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.733     5.254    U_DepthAlgorithm_window/clk
    SLICE_X29Y112        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][5]/C
                         clock pessimism              0.000     5.254    
                         clock uncertainty            0.238     5.493    
    SLICE_X29Y112        FDRE (Hold_fdre_C_D)         0.259     5.752    U_DepthAlgorithm_window/mem_R_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -5.752    
                         arrival time                           5.934    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_R_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 2.399ns (53.510%)  route 2.084ns (46.490%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484     1.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.368     4.205    U_rgb2gray_R/rData[2]
    SLICE_X38Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339     4.544 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           0.717     5.260    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X29Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     5.717 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.717    U_rgb2gray_R/mem_R_reg[2][0][3]_i_2_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.967 r  U_rgb2gray_R/mem_R_reg[2][0][3]_i_1/O[3]
                         net (fo=480, routed)         0.000     5.967    U_DepthAlgorithm_window/mem_R_reg[0][158][5]_0[2]
    SLICE_X29Y111        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.734     5.255    U_DepthAlgorithm_window/clk
    SLICE_X29Y111        FDRE                                         r  U_DepthAlgorithm_window/mem_R_reg[0][0][3]/C
                         clock pessimism              0.000     5.255    
                         clock uncertainty            0.238     5.494    
    SLICE_X29Y111        FDRE (Hold_fdre_C_D)         0.287     5.781    U_DepthAlgorithm_window/mem_R_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -5.781    
                         arrival time                           5.967    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_window/mem_L_reg[1][48][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.578ns (14.334%)  route 3.455ns (85.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.071ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.424     1.424    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X33Y79         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDCE (Prop_fdce_C_Q)         0.337     1.761 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=71, routed)          1.481     3.241    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X36Y92         LUT6 (Prop_lut6_I4_O)        0.241     3.482 r  U_vga_controller/U_Pixel_Counter/mem_L[1][48][4]_i_1/O
                         net (fo=10, routed)          1.974     5.456    U_DepthAlgorithm_window/mem_L_reg[1][48][0]_0[0]
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][48][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5735, routed)        1.550     5.071    U_DepthAlgorithm_window/clk
    SLICE_X37Y88         FDRE                                         r  U_DepthAlgorithm_window/mem_L_reg[1][48][2]/C
                         clock pessimism              0.000     5.071    
                         clock uncertainty            0.238     5.309    
    SLICE_X37Y88         FDRE (Hold_fdre_C_CE)       -0.045     5.264    U_DepthAlgorithm_window/mem_L_reg[1][48][2]
  -------------------------------------------------------------------
                         required time                         -5.264    
                         arrival time                           5.456    
  -------------------------------------------------------------------
                         slack                                  0.192    





