
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2774600                       # Number of ticks simulated
final_tick                                    3778600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 500941                       # Simulator instruction rate (inst/s)
host_op_rate                                   500884                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46317439                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663228                       # Number of bytes of host memory used
host_seconds                                     0.06                       # Real time elapsed on the host
sim_insts                                       30002                       # Number of instructions simulated
sim_ops                                         30002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  46                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    991854682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     69199164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1061053846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    991854682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        991854682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    991854682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     69199164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1061053846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000023650                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000097800                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  89                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          46                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        46                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   2944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                       2408400                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    46                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.537530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.511603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            3     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            1     16.67%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            1     16.67%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 991854681.755928754807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 69199163.843436896801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1361750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       152850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31668.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50950.00                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                       652100                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 1514600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14176.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32926.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1061.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1061.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       33                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52356.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                     3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                   78540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               164730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         1088700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                1364325                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            491.719527                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              1194300                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        26000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT        362050                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      2386550                       # Time in different power states
system.mem_ctrls_1.actEnergy                    64260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  249900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               378480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          880650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                1592265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            573.871909                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime              1623350                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        12500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        837300                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      1924800                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       100                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::OFF        2774600                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           177.323759                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.687151                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.323759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.171875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001293                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.173168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14893                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         4610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4610                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         2785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2785                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           22                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.switch_cpus.data         7395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data         7395                       # number of overall hits
system.cpu.dcache.overall_hits::total            7395                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.switch_cpus.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::total             6                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data        86000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total        86000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       417400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       417400                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data       503400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       503400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data       503400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       503400                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         4611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.switch_cpus.data         7401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data         7401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7401                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001792                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000811                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data        86000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        86000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        83480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        83480                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data        83900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        83900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data        83900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        83900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data            3                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data        85900                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        85900                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       168300                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       168300                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data       254200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       254200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data       254200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       254200                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000405                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data        85900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        85900                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        84150                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        84150                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84733.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84733.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84733.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84733.333333                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           414.467027                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               430                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.776744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.152202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    29.314825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.376125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.028628                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.404753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.416992                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14161                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.switch_cpus.inst         6981                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6981                       # number of ReadReq hits
system.cpu.icache.demand_hits::.switch_cpus.inst         6981                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst         6981                       # number of overall hits
system.cpu.icache.overall_hits::total            6981                       # number of overall hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            78                       # number of ReadReq misses
system.cpu.icache.demand_misses::.switch_cpus.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             78                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total            78                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3790600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3790600                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3790600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3790600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3790600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3790600                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst         7059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.switch_cpus.inst         7059                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7059                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst         7059                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7059                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.011050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011050                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.011050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.011050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011050                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 48597.435897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48597.435897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 48597.435897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48597.435897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 48597.435897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48597.435897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12149                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   391.903226                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2802600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2802600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2802600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2802600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2802600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2802600                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.006092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.006092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.006092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006092                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 65176.744186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65176.744186                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 65176.744186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65176.744186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 65176.744186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65176.744186                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   611.660137                       # Cycle average of tags in use
system.l2.tags.total_refs                         648                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.033493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst              405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data              176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    29.334972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.325165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          627                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019135                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       438                       # Number of tag accesses
system.l2.tags.data_accesses                      438                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.ReadExReq_misses::.switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               43                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                     46                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            3                       # number of overall misses
system.l2.overall_misses::total                    46                       # number of overall misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       167900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        167900                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2794000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data        85700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        85700                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst      2794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       253600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          3047600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       253600                       # number of overall miss cycles
system.l2.overall_miss_latency::total         3047600                       # number of overall miss cycles
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.switch_cpus.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   46                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  46                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        83950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        83950                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 64976.744186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64976.744186                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        85700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        85700                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 64976.744186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84533.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 66252.173913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 64976.744186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84533.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 66252.173913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                46                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               46                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       165500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       165500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2742400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2742400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data        84500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        84500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2742400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2992400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2742400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2992400                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        82750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        82750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63776.744186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63776.744186                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        84500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        84500                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63776.744186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65052.173913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63776.744186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65052.173913                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests            46                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                46                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      46    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  46                       # Request fanout histogram
system.membus.reqLayer0.occupancy               64500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             244900                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups            5284                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted         3756                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups         4252                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits            2519                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.242709                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS             460                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           58                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           27                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           31                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits                 5056                       # DTB read hits
system.switch_cpus.dtb.read_misses                 16                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses             5072                       # DTB read accesses
system.switch_cpus.dtb.write_hits                2997                       # DTB write hits
system.switch_cpus.dtb.write_misses                 4                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses            3001                       # DTB write accesses
system.switch_cpus.dtb.data_hits                 8053                       # DTB hits
system.switch_cpus.dtb.data_misses                 20                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses             8073                       # DTB accesses
system.switch_cpus.itb.fetch_hits                7068                       # ITB hits
system.switch_cpus.itb.fetch_misses                64                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses            7132                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::OFF      3778600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                    27746                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles          840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                  31926                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches                5284                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches         3006                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                 13928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles             850                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         3846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          630                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          325                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines              7068                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes            78                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples        19994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.596779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.752095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             9648     48.25%     48.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1650      8.25%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1562      7.81%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1384      6.92%     71.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             5750     28.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            4                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        19994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.190442                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.150652                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles             6057                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles          4901                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles              7957                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles           726                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles            352                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved         2373                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred            77                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts          27303                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1776                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles            352                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles             7124                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles             559                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3836                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles              7610                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles           512                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts          25809                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts           564                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            34                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents            129                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.RenamedOperands        17965                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups         33713                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups        33336                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          300                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps         14140                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps             3801                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          135                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts              1673                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads         5647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads          309                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           24                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded              24697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           57                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued             23080                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued          177                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         4730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined         3311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples        19994                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.154346                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.456718                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        10332     51.68%     51.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         2718     13.59%     65.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2898     14.49%     79.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         2254     11.27%     91.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1194      5.97%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          560      2.80%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6           38      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        19994                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             163      3.41%      3.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.02%      3.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            10      0.21%      3.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp            20      0.42%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           2818     58.88%     62.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1520     31.76%     94.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           73      1.53%     96.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          181      3.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           41      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         14068     60.95%     61.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          220      0.95%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           71      0.31%     62.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           23      0.10%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           33      0.14%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           13      0.06%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         5401     23.40%     86.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         3067     13.29%     99.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           58      0.25%     99.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           85      0.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          23080                       # Type of FU issued
system.switch_cpus.iq.rate                   0.831832                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                4786                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.207366                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads        70263                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes        29186                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        21868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          850                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          333                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          282                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses          27258                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             567                       # Number of floating point alu accesses
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads          391                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads         1115                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores          621                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles            352                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles             541                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts        25240                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts          5647                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts         3438                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           29                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts          346                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts         22353                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts          5072                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          723                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   486                       # number of nop insts executed
system.switch_cpus.iew.exec_refs                 8073                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches             3766                       # Number of branches executed
system.switch_cpus.iew.exec_stores               3001                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.805630                       # Inst execution rate
system.switch_cpus.iew.wb_sent                  22291                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                 22150                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers             12721                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers             16293                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.798313                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.780765                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts         4089                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           44                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts          299                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples        19101                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.065075                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.888545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        12233     64.04%     64.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         2776     14.53%     78.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          976      5.11%     83.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          652      3.41%     87.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          451      2.36%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          222      1.16%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1791      9.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        19101                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts        20344                       # Number of instructions committed
system.switch_cpus.commit.committedOps          20344                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                   7341                       # Number of memory references committed
system.switch_cpus.commit.loads                  4526                       # Number of loads committed
system.switch_cpus.commit.membars                  22                       # Number of memory barriers committed
system.switch_cpus.commit.branches               3348                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                241                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts             19553                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls          306                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass          343      1.69%      1.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        12310     60.51%     62.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          218      1.07%     63.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           66      0.32%     63.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           11      0.05%     63.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           22      0.11%     63.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv           11      0.05%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         4494     22.09%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         2738     13.46%     99.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           54      0.27%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           77      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        20344                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events          1791                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads                41483                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               49787                       # The number of ROB writes
system.switch_cpus.timesIdled                      29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    7752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts               20001                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 20001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.387231                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.387231                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.720861                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.720861                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads            29124                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           15739                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               293                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              153                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads             121                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             44                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests           49                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED      3778600                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                44                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            43                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           89                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    95                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               46                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     46    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 46                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               5500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12900                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy               900                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
