Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Oct 25 22:51:56 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab4_1_timing_summary_routed.rpt -pb lab4_1_timing_summary_routed.pb -rpx lab4_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cd_display/counter_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.254        0.000                      0                   85        0.162        0.000                      0                   85        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.254        0.000                      0                   85        0.162        0.000                      0                   85        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 BCD_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.029ns (29.349%)  route 2.477ns (70.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  BCD_reg[1][2]/Q
                         net (fo=8, routed)           0.979     6.636    BCD_reg[1][2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.156     6.792 r  BCD[0][3]_i_4/O
                         net (fo=3, routed)           1.007     7.799    ccop/BCD_reg[0][0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I2_O)        0.355     8.154 r  ccop/BCD[0][3]_i_1/O
                         net (fo=4, routed)           0.491     8.645    ccop_n_1
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 BCD_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.029ns (29.349%)  route 2.477ns (70.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  BCD_reg[1][2]/Q
                         net (fo=8, routed)           0.979     6.636    BCD_reg[1][2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.156     6.792 r  BCD[0][3]_i_4/O
                         net (fo=3, routed)           1.007     7.799    ccop/BCD_reg[0][0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I2_O)        0.355     8.154 r  ccop/BCD[0][3]_i_1/O
                         net (fo=4, routed)           0.491     8.645    ccop_n_1
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 BCD_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.029ns (29.349%)  route 2.477ns (70.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  BCD_reg[1][2]/Q
                         net (fo=8, routed)           0.979     6.636    BCD_reg[1][2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.156     6.792 r  BCD[0][3]_i_4/O
                         net (fo=3, routed)           1.007     7.799    ccop/BCD_reg[0][0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I2_O)        0.355     8.154 r  ccop/BCD[0][3]_i_1/O
                         net (fo=4, routed)           0.491     8.645    ccop_n_1
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 BCD_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.029ns (29.349%)  route 2.477ns (70.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     5.657 r  BCD_reg[1][2]/Q
                         net (fo=8, routed)           0.979     6.636    BCD_reg[1][2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.156     6.792 r  BCD[0][3]_i_4/O
                         net (fo=3, routed)           1.007     7.799    ccop/BCD_reg[0][0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I2_O)        0.355     8.154 r  ccop/BCD[0][3]_i_1/O
                         net (fo=4, routed)           0.491     8.645    ccop_n_1
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 BCD_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.766ns (22.570%)  route 2.628ns (77.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  BCD_reg[0][1]/Q
                         net (fo=6, routed)           1.096     6.753    BCD_reg[0][1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.877 f  max_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.997     7.874    ccop/BCD_reg[0][0]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.998 r  ccop/BCD[1][3]_i_1/O
                         net (fo=4, routed)           0.535     8.533    sel
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 BCD_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.766ns (22.570%)  route 2.628ns (77.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  BCD_reg[0][1]/Q
                         net (fo=6, routed)           1.096     6.753    BCD_reg[0][1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.877 f  max_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.997     7.874    ccop/BCD_reg[0][0]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.998 r  ccop/BCD[1][3]_i_1/O
                         net (fo=4, routed)           0.535     8.533    sel
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 BCD_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.766ns (22.570%)  route 2.628ns (77.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  BCD_reg[0][1]/Q
                         net (fo=6, routed)           1.096     6.753    BCD_reg[0][1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.877 f  max_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.997     7.874    ccop/BCD_reg[0][0]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.998 r  ccop/BCD[1][3]_i_1/O
                         net (fo=4, routed)           0.535     8.533    sel
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 BCD_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.766ns (22.570%)  route 2.628ns (77.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  BCD_reg[0][1]/Q
                         net (fo=6, routed)           1.096     6.753    BCD_reg[0][1]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.877 f  max_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.997     7.874    ccop/BCD_reg[0][0]_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.998 r  ccop/BCD[1][3]_i_1/O
                         net (fo=4, routed)           0.535     8.533    sel
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.899    BCD_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 BCD_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 1.029ns (37.808%)  route 1.693ns (62.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  BCD_reg[1][2]/Q
                         net (fo=8, routed)           0.979     6.636    BCD_reg[1][2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.156     6.792 f  BCD[0][3]_i_4/O
                         net (fo=3, routed)           0.714     7.506    BCD[0][3]_i_4_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.355     7.861 r  BCD[0][3]_i_2/O
                         net (fo=1, routed)           0.000     7.861    BCD[0][3]_i_2_n_0
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDCE (Setup_fdce_C_D)        0.079    15.147    BCD_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 BCD_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.801ns (33.358%)  route 1.600ns (66.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     5.617 r  BCD_reg[1][0]/Q
                         net (fo=9, routed)           0.927     6.545    BCD_reg[1][0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I2_O)        0.323     6.868 r  BCD[1][3]_i_2/O
                         net (fo=1, routed)           0.673     7.541    BCD[1][3]_i_2_n_0
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  BCD_reg[1][3]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)       -0.232    14.872    BCD_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cd/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccop/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    cd/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[26]/Q
                         net (fo=3, routed)           0.081     1.690    cd/counter_reg[26]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.735 r  cd/pb_debounced_delay_i_1/O
                         net (fo=1, routed)           0.000     1.735    ccop/count_clk
    SLICE_X62Y21         FDRE                                         r  ccop/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    ccop/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  ccop/pb_debounced_delay_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    ccop/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cd/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccop/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    cd/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  cd/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/counter_reg[26]/Q
                         net (fo=3, routed)           0.082     1.691    cd/counter_reg[26]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.736 r  cd/pb_1pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.736    ccop/pb_1pulse_reg_0
    SLICE_X62Y21         FDRE                                         r  ccop/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    ccop/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  ccop/pb_1pulse_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.091     1.572    ccop/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 endb/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endb/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    endb/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  endb/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  endb/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.135     1.743    endb/shift_reg[0]
    SLICE_X62Y21         FDRE                                         r  endb/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    endb/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  endb/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.075     1.578    endb/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dirdb/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dirdb/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    dirdb/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  dirdb/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dirdb/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.126     1.734    dirdb/shift_reg[0]
    SLICE_X61Y23         FDRE                                         r  dirdb/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     1.976    dirdb/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  dirdb/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.070     1.548    dirdb/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dirdb/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_dir_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.593%)  route 0.131ns (41.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.465    dirdb/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  dirdb/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dirdb/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.131     1.738    dirdb/shift_reg[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  dirdb/cur_dir_i_1/O
                         net (fo=1, routed)           0.000     1.783    dirdb_n_0
    SLICE_X62Y23         FDCE                                         r  cur_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  cur_dir_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.091     1.591    cur_dir_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 suop/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.113%)  route 0.123ns (39.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    suop/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  suop/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  suop/pb_1pulse_reg/Q
                         net (fo=2, routed)           0.123     1.733    suop/speed_up_1p
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.778 r  suop/speed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    suop_n_2
    SLICE_X62Y22         FDCE                                         r  speed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  speed_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.573    speed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 suop/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.919%)  route 0.124ns (40.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    suop/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  suop/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  suop/pb_1pulse_reg/Q
                         net (fo=2, routed)           0.124     1.734    sdop/speed_up_1p
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.779 r  sdop/speed[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    sdop_n_2
    SLICE_X62Y22         FDCE                                         r  speed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  speed_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.091     1.572    speed_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sudb/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sudb/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.910%)  route 0.180ns (56.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.470    sudb/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  sudb/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sudb/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.180     1.791    sudb/shift_reg[0]
    SLICE_X62Y20         FDRE                                         r  sudb/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    sudb/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  sudb/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.071     1.575    sudb/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cur_dir_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.124%)  route 0.174ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  cur_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cur_dir_reg/Q
                         net (fo=10, routed)          0.174     1.781    in2[0]
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.048     1.829 r  BCD[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    BCD[0][2]_i_1_n_0
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.131     1.609    BCD_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 BCD_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  BCD_reg[0][1]/Q
                         net (fo=6, routed)           0.136     1.766    BCD_reg[0][1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  BCD[0][3]_i_2/O
                         net (fo=1, routed)           0.000     1.811    BCD[0][3]_i_2_n_0
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  BCD_reg[0][3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.121     1.586    BCD_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   BCD_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   BCD_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   BCD_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   BCD_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   BCD_reg[1][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   BCD_reg[1][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   BCD_reg[1][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   BCD_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   ccop/pb_1pulse_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   ccop/pb_1pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   ccop/pb_1pulse_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   BCD_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   BCD_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   cd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   cd/counter_reg[10]/C



