\hypertarget{classdummyapb_1_1APB__interface}{\section{A\-P\-B\-\_\-interface Architecture Reference}
\label{classdummyapb_1_1APB__interface}\index{A\-P\-B\-\_\-interface@{A\-P\-B\-\_\-interface}}
}


Architecture of the Dummy\-\_\-apb.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdummyapb_1_1APB__interface_a7b544993da64c8f112760250ae38b7cd}{\hyperlink{classdummyapb_1_1APB__interface_a7b544993da64c8f112760250ae38b7cd}{regs}{\bfseries  ( {\bfseries {\bfseries \hyperlink{classdummyapb_af1c59ef8e5ba3edeeb313b4be18d7d8a}{clk}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries \hyperlink{classdummyapb_a8fb8388e1e2f3ac69332573f5909b4e8}{rstn}} \textcolor{vhdlchar}{ }} )}}\label{classdummyapb_1_1APB__interface_a7b544993da64c8f112760250ae38b7cd}

\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdummyapb_1_1APB__interface_a7a18f50a54f16177c6eca989b84ebc7b}{\hyperlink{classdummyapb_1_1APB__interface_a7a18f50a54f16177c6eca989b84ebc7b}{A\-D\-C\-\_\-\-T\-O\-P}  {\bfseries }  }\label{classdummyapb_1_1APB__interface_a7a18f50a54f16177c6eca989b84ebc7b}

\item 
\hypertarget{classdummyapb_1_1APB__interface_a68dc652e5df1fbc5e0657ac2658c7be2}{\hyperlink{classdummyapb_1_1APB__interface_a68dc652e5df1fbc5e0657ac2658c7be2}{Dac\-Top}  {\bfseries }  }\label{classdummyapb_1_1APB__interface_a68dc652e5df1fbc5e0657ac2658c7be2}

\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdummyapb_1_1APB__interface_ac719d70a76e9eda27e2a22e4a55bb0c6}{\hyperlink{classdummyapb_1_1APB__interface_ac719d70a76e9eda27e2a22e4a55bb0c6}{pconfig} {\bfseries \textcolor{vhdlchar}{apb\-\_\-config\-\_\-type}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\-:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ahb\-\_\-device\-\_\-reg}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{V\-E\-N\-D\-O\-R\-\_\-\-G\-R\-O\-U\-P}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{O\-W\-N\-\_\-\-A\-D\-C}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{apb\-\_\-iobar}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classdummyapb_a1c4c90775fe1a0af1ff79546ceb2f9c2}{paddr}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classdummyapb_ae4b21043dd0ec623e5b8ed1cbe9db7b5}{pmask}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_ac719d70a76e9eda27e2a22e4a55bb0c6}

\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdummyapb_1_1APB__interface_ae0194d89ba0e5c1d6f2cd0ca4de6944a}{\hyperlink{classdummyapb_1_1APB__interface_ae0194d89ba0e5c1d6f2cd0ca4de6944a}{s\-L\-E\-D} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_ae0194d89ba0e5c1d6f2cd0ca4de6944a}

\begin{DoxyCompactList}\small\item\em Buffered signals from the A\-P\-B bus. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_ad5797d4ae2d654477e555700f8c3e43f}{\hyperlink{classdummyapb_1_1APB__interface_ad5797d4ae2d654477e555700f8c3e43f}{sampledvalue} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_ad5797d4ae2d654477e555700f8c3e43f}

\begin{DoxyCompactList}\small\item\em Sampled value from the \hyperlink{classADC__buffer}{A\-D\-C\-\_\-buffer}. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_a3201935a6a12fb549d5d5859e2883faf}{\hyperlink{classdummyapb_1_1APB__interface_a3201935a6a12fb549d5d5859e2883faf}{sampleclk} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_a3201935a6a12fb549d5d5859e2883faf}

\begin{DoxyCompactList}\small\item\em Sample clock for the A\-D\-C. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_a2d5fd474752c55aa67756b168d9f7fed}{\hyperlink{classdummyapb_1_1APB__interface_a2d5fd474752c55aa67756b168d9f7fed}{A\-D\-D\-R} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_a2d5fd474752c55aa67756b168d9f7fed}

\begin{DoxyCompactList}\small\item\em Address for the \hyperlink{classADC__buffer}{A\-D\-C\-\_\-buffer} and D\-A\-C\-\_\-buffers. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_aea49d8614e8eb0ad6fa3379810e11687}{\hyperlink{classdummyapb_1_1APB__interface_aea49d8614e8eb0ad6fa3379810e11687}{buffer\-\_\-interupt} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_aea49d8614e8eb0ad6fa3379810e11687}

\begin{DoxyCompactList}\small\item\em Interrupt from the \hyperlink{classADC__buffer}{A\-D\-C\-\_\-buffer}. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_a7ebb7c0c3278d3ee00b9d65950f460a1}{\hyperlink{classdummyapb_1_1APB__interface_a7ebb7c0c3278d3ee00b9d65950f460a1}{sampleena44k\-Hz} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_a7ebb7c0c3278d3ee00b9d65950f460a1}

\begin{DoxyCompactList}\small\item\em Sample clock for the A\-D\-C buffer. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_a5b75e0ed5e3882a01953fb69419c92ae}{\hyperlink{classdummyapb_1_1APB__interface_a5b75e0ed5e3882a01953fb69419c92ae}{dac\-\_\-buff\-\_\-write} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_a5b75e0ed5e3882a01953fb69419c92ae}

\begin{DoxyCompactList}\small\item\em This signal comes from the right address combination indicating the \hyperlink{classDAC__buffer}{D\-A\-C\-\_\-buffer} is to read. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_a769f70cbb5f735c15f487c59ff05b292}{\hyperlink{classdummyapb_1_1APB__interface_a769f70cbb5f735c15f487c59ff05b292}{irq} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdummyapb_1_1APB__interface_a769f70cbb5f735c15f487c59ff05b292}

\begin{DoxyCompactList}\small\item\em Buffered interrupt to prevent the interrupt if being high for more than one clock cycle. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdummyapb_1_1APB__interface_af8047950a8cbc047aafda26366d23dcd}{\hyperlink{classdummyapb_1_1APB__interface_af8047950a8cbc047aafda26366d23dcd}{inst\-\_\-top}  {\bfseries dactop}   }\label{classdummyapb_1_1APB__interface_af8047950a8cbc047aafda26366d23dcd}

\begin{DoxyCompactList}\small\item\em This vector configs the address ranging and start address. \end{DoxyCompactList}\item 
\hypertarget{classdummyapb_1_1APB__interface_af3a42d0acd19aeab2e861d729423303a}{\hyperlink{classdummyapb_1_1APB__interface_af3a42d0acd19aeab2e861d729423303a}{inst\-\_\-adc\-\_\-top}  {\bfseries A\-D\-C\-\_\-\-T\-O\-P}   }\label{classdummyapb_1_1APB__interface_af3a42d0acd19aeab2e861d729423303a}

\item 
\hypertarget{classdummyapb_1_1APB__interface_acc6b2c6c9f85f90e08b01fb364af1a87}{\hyperlink{classdummyapb_1_1APB__interface_acc6b2c6c9f85f90e08b01fb364af1a87}{bootmsg}  {\bfseries report\-\_\-version}   }\label{classdummyapb_1_1APB__interface_acc6b2c6c9f85f90e08b01fb364af1a87}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Architecture of the Dummy\-\_\-apb. 

The Dummy A\-P\-B creates an interface between the A\-P\-B and the A\-D\-C/\-D\-A\-C. This is done in the simplest way possible. The address to the A\-D\-C and D\-A\-C buffer is part of the A\-P\-B address to this component. 

The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{dummyapb_8vhd}{dummyapb.\-vhd}\end{DoxyCompactItemize}
