module part6finally(input CLOCK_50,output [6:0]HEX0);
	reg [3:0] q;
	wire [26:0] countsecs;
	reg enable;
	
	s_econds S1(CLOCK_50,countsecs);
	
	always@(countsecs)
		if (countsecs==27'h2FAF080)
			enable <= 1'b1;
		else
			enable <= 1'b0;
	
	always@(posedge CLOCK_50)
		if (enable)
			if (q>=4'b1001)
				q <= 4'b0;
			else
				q <= q+1'b1;
				
	hex0Disp H1(q,HEX0);
	hex1Disp H1(q,HEX0);
	hex2Disp H1(q,HEX0);
	hex3Disp H1(q,HEX0);
	hex4Disp H1(q,HEX0);
	hex5Disp H1(q,HEX0);
endmodule
	
module hex0Disp(input [3:0]q,output reg [6:0]H);
	parameter a=4'h0, b=4'h4, c=4'h5;
	always@(q)
		case (q)
			a: H = 7'b1111001; //1
			b: H = 7'b0100001; //d
			c: H = 7'b0000110; //E
			default: H = 7'b1111111;
		endcase
endmodule

module hex1Disp(input [3:0]q,output reg [6:0]H);
	parameter a=4'h0, b=4'h1, c=4'h5;
	always@(q)
		case (q)
			a: H = 7'b0000110;
			b: H = 7'b1111001;
			c: H = 7'b0100001;
			default: H = 7'b1111111;
		endcase
endmodule

module hex2Disp(input [3:0]q,output reg [6:0]H);
	parameter a=4'h0, b=4'h1, c=4'h2;
	always@(q)
		case (q)
			a: H = 7'b0100001;
			b: H = 7'b0000110;
			c: H = 7'b1111001;
			default: H = 7'b1111111;
		endcase
endmodule

module hex3Disp(input [3:0]q,output reg [6:0]H);
	parameter a=4'h1, b=4'h2, c=4'h3;
	always@(q)
		case (q)
			a: H = 7'b0100001;
			b: H = 7'b0000110;
			c: H = 7'b1111001;
			default: H = 7'b1111111;
		endcase
endmodule

module hex4Disp(input [3:0]q,output reg [6:0]H);
	parameter a=4'h2, b=4'h3, c=4'h4;
	always@(q)
		case (q)
			a: H = 7'b0100001;
			b: H = 7'b0000110;
			c: H = 7'b1111001;
			default: H = 7'b1111111;
		endcase
endmodule
	
module hex5Disp(input [3:0]q,output reg [6:0]H);
	parameter a=4'h3, b=4'h4, c=4'h5;
	always@(q)
		case (q)
			a: H = 7'b0100001;
			b: H = 7'b0000110;
			c: H = 7'b1111001;
			default: H = 7'b1111111;
		endcase
endmodule
	
	
module s_econds(input clk,output reg [27:0]c_ounter);
	always@(posedge clk)
		if (c_ounter == 27'h2FAF080)
			c_ounter <= 27'b0;
		else
			c_ounter <= c_ounter + 1'b1;
endmodule

module hexDisp(input [3:0]S,output reg [6:0]H);
	always @(S)
	begin
		case (S)
			4'b0000: H= 7'b1000000; //0
			4'b0001: H= 7'b1111001; //1
			4'b0010: H= 7'b0100100; //2
			4'b0011: H= 7'b0110000; //3
			4'b0100: H= 7'b0011001; //4
			4'b0101: H= 7'b0010010; //5
			4'b0110: H= 7'b0000010; //6
			4'b0111: H= 7'b1111000; //7
			4'b1000: H= 7'b0000000; //8
			4'b1001: H= 7'b0011000; //9
			4'b1010: H= 7'b0001000; //A
			4'b1011: H= 7'b0000011; //b
			4'b1100: H= 7'b1000110; //C
			4'b1101: H= 7'b0100001; //D
			4'b1110: H= 7'b0000110; //E
			4'b1111: H= 7'b0001110; //F
		endcase
	end
endmodule