<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>siena_nic.c source code [dpdk_1805/drivers/net/sfc/base/siena_nic.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/sfc/base/siena_nic.c'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>sfc</a>/<a href='./'>base</a>/<a href='siena_nic.c.html'>siena_nic.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2009-2018 Solarflare Communications Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="efx.h.html">"efx.h"</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="efx_impl.h.html">"efx_impl.h"</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="mcdi_mon.h.html">"mcdi_mon.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#<span data-ppcond="11">if</span> <a class="macro" href="../efsys.h.html#149" title="0" data-ref="_M/EFSYS_OPT_SIENA">EFSYS_OPT_SIENA</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#if EFSYS_OPT_VPD || EFSYS_OPT_NVRAM</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><em>static</em>	__checkReturn		efx_rc_t</td></tr>
<tr><th id="16">16</th><td>siena_nic_get_partn_mask(</td></tr>
<tr><th id="17">17</th><td>	__in			efx_nic_t *enp,</td></tr>
<tr><th id="18">18</th><td>	__out			<em>unsigned</em> <em>int</em> *maskp)</td></tr>
<tr><th id="19">19</th><td>{</td></tr>
<tr><th id="20">20</th><td>	efx_mcdi_req_t req;</td></tr>
<tr><th id="21">21</th><td>	uint8_t payload[MAX(MC_CMD_NVRAM_TYPES_IN_LEN,</td></tr>
<tr><th id="22">22</th><td>			    MC_CMD_NVRAM_TYPES_OUT_LEN)];</td></tr>
<tr><th id="23">23</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td>	(<em>void</em>) memset(payload, <var>0</var>, <b>sizeof</b> (payload));</td></tr>
<tr><th id="26">26</th><td>	req.emr_cmd = MC_CMD_NVRAM_TYPES;</td></tr>
<tr><th id="27">27</th><td>	req.emr_in_buf = payload;</td></tr>
<tr><th id="28">28</th><td>	req.emr_in_length = MC_CMD_NVRAM_TYPES_IN_LEN;</td></tr>
<tr><th id="29">29</th><td>	req.emr_out_buf = payload;</td></tr>
<tr><th id="30">30</th><td>	req.emr_out_length = MC_CMD_NVRAM_TYPES_OUT_LEN;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>	efx_mcdi_execute(enp, &amp;req);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>	<b>if</b> (req.emr_rc != <var>0</var>) {</td></tr>
<tr><th id="35">35</th><td>		rc = req.emr_rc;</td></tr>
<tr><th id="36">36</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="37">37</th><td>	}</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>	<b>if</b> (req.emr_out_length_used &lt; MC_CMD_NVRAM_TYPES_OUT_LEN) {</td></tr>
<tr><th id="40">40</th><td>		rc = EMSGSIZE;</td></tr>
<tr><th id="41">41</th><td>		<b>goto</b> fail2;</td></tr>
<tr><th id="42">42</th><td>	}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	*maskp = MCDI_OUT_DWORD(req, NVRAM_TYPES_OUT_TYPES);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>fail2:</td></tr>
<tr><th id="49">49</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="50">50</th><td>fail1:</td></tr>
<tr><th id="51">51</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#endif /* EFSYS_OPT_VPD || EFSYS_OPT_NVRAM */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>static</em>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="59">59</th><td>siena_board_cfg(</td></tr>
<tr><th id="60">60</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="61">61</th><td>{</td></tr>
<tr><th id="62">62</th><td>	efx_nic_cfg_t *encp = &amp;(enp-&gt;en_nic_cfg);</td></tr>
<tr><th id="63">63</th><td>	uint8_t mac_addr[<var>6</var>];</td></tr>
<tr><th id="64">64</th><td>	efx_dword_t capabilities;</td></tr>
<tr><th id="65">65</th><td>	uint32_t board_type;</td></tr>
<tr><th id="66">66</th><td>	uint32_t nevq, nrxq, ntxq;</td></tr>
<tr><th id="67">67</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>	<i>/* Siena has a fixed 8Kbyte VI window size */</i></td></tr>
<tr><th id="70">70</th><td>	EFX_STATIC_ASSERT(<var>1U</var> &lt;&lt; EFX_VI_WINDOW_SHIFT_8K	== <var>8192</var>);</td></tr>
<tr><th id="71">71</th><td>	encp-&gt;enc_vi_window_shift = EFX_VI_WINDOW_SHIFT_8K;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<i>/* External port identifier using one-based port numbering */</i></td></tr>
<tr><th id="74">74</th><td>	encp-&gt;enc_external_port = (uint8_t)enp-&gt;en_mcdi.em_emip.emi_port;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>	<i>/* Board configuration */</i></td></tr>
<tr><th id="77">77</th><td>	<b>if</b> ((rc = efx_mcdi_get_board_cfg(enp, &amp;board_type,</td></tr>
<tr><th id="78">78</th><td>		    &amp;capabilities, mac_addr)) != <var>0</var>)</td></tr>
<tr><th id="79">79</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>	EFX_MAC_ADDR_COPY(encp-&gt;enc_mac_addr, mac_addr);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>	encp-&gt;enc_board_type = board_type;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>	<i>/*</i></td></tr>
<tr><th id="86">86</th><td><i>	 * There is no possibility to determine the number of PFs on Siena</i></td></tr>
<tr><th id="87">87</th><td><i>	 * by issuing MCDI request, and it is not an easy task to find the</i></td></tr>
<tr><th id="88">88</th><td><i>	 * value based on the board type, so 'enc_hw_pf_count' is set to 1</i></td></tr>
<tr><th id="89">89</th><td><i>	 */</i></td></tr>
<tr><th id="90">90</th><td>	encp-&gt;enc_hw_pf_count = <var>1</var>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>	<i>/* Additional capabilities */</i></td></tr>
<tr><th id="93">93</th><td>	encp-&gt;enc_clk_mult = <var>1</var>;</td></tr>
<tr><th id="94">94</th><td>	<b>if</b> (EFX_DWORD_FIELD(capabilities, MC_CMD_CAPABILITIES_TURBO)) {</td></tr>
<tr><th id="95">95</th><td>		enp-&gt;en_features |= EFX_FEATURE_TURBO;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>		<b>if</b> (EFX_DWORD_FIELD(capabilities,</td></tr>
<tr><th id="98">98</th><td>			MC_CMD_CAPABILITIES_TURBO_ACTIVE)) {</td></tr>
<tr><th id="99">99</th><td>			encp-&gt;enc_clk_mult = <var>2</var>;</td></tr>
<tr><th id="100">100</th><td>		}</td></tr>
<tr><th id="101">101</th><td>	}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>	encp-&gt;enc_evq_timer_quantum_ns =</td></tr>
<tr><th id="104">104</th><td>		EFX_EVQ_SIENA_TIMER_QUANTUM_NS / encp-&gt;enc_clk_mult;</td></tr>
<tr><th id="105">105</th><td>	encp-&gt;enc_evq_timer_max_us = (encp-&gt;enc_evq_timer_quantum_ns &lt;&lt;</td></tr>
<tr><th id="106">106</th><td>		FRF_CZ_TC_TIMER_VAL_WIDTH) / <var>1000</var>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>	<i>/* When hash header insertion is enabled, Siena inserts 16 bytes */</i></td></tr>
<tr><th id="109">109</th><td>	encp-&gt;enc_rx_prefix_size = <var>16</var>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<i>/* Alignment for receive packet DMA buffers */</i></td></tr>
<tr><th id="112">112</th><td>	encp-&gt;enc_rx_buf_align_start = <var>1</var>;</td></tr>
<tr><th id="113">113</th><td>	encp-&gt;enc_rx_buf_align_end = <var>1</var>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<i>/* Alignment for WPTR updates */</i></td></tr>
<tr><th id="116">116</th><td>	encp-&gt;enc_rx_push_align = <var>1</var>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>	<i>/* There is one RSS context per function */</i></td></tr>
<tr><th id="119">119</th><td>	encp-&gt;enc_rx_scale_max_exclusive_contexts = <var>1</var>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	encp-&gt;enc_rx_scale_hash_alg_mask |= (<var>1U</var> &lt;&lt; EFX_RX_HASHALG_LFSR);</td></tr>
<tr><th id="122">122</th><td>	encp-&gt;enc_rx_scale_hash_alg_mask |= (<var>1U</var> &lt;&lt; EFX_RX_HASHALG_TOEPLITZ);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>	<i>/*</i></td></tr>
<tr><th id="125">125</th><td><i>	 * It is always possible to use port numbers</i></td></tr>
<tr><th id="126">126</th><td><i>	 * as the input data for hash computation.</i></td></tr>
<tr><th id="127">127</th><td><i>	 */</i></td></tr>
<tr><th id="128">128</th><td>	encp-&gt;enc_rx_scale_l4_hash_supported = B_TRUE;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<i>/* There is no support for additional RSS modes */</i></td></tr>
<tr><th id="131">131</th><td>	encp-&gt;enc_rx_scale_additional_modes_supported = B_FALSE;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>	encp-&gt;enc_tx_dma_desc_size_max = EFX_MASK32(FSF_AZ_TX_KER_BYTE_COUNT);</td></tr>
<tr><th id="134">134</th><td>	<i>/* Fragments must not span 4k boundaries. */</i></td></tr>
<tr><th id="135">135</th><td>	encp-&gt;enc_tx_dma_desc_boundary = <var>4096</var>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>	<i>/* Resource limits */</i></td></tr>
<tr><th id="138">138</th><td>	rc = efx_mcdi_get_resource_limits(enp, &amp;nevq, &amp;nrxq, &amp;ntxq);</td></tr>
<tr><th id="139">139</th><td>	<b>if</b> (rc != <var>0</var>) {</td></tr>
<tr><th id="140">140</th><td>		<b>if</b> (rc != ENOTSUP)</td></tr>
<tr><th id="141">141</th><td>			<b>goto</b> fail2;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>		nevq = <var>1024</var>;</td></tr>
<tr><th id="144">144</th><td>		nrxq = EFX_RXQ_LIMIT_TARGET;</td></tr>
<tr><th id="145">145</th><td>		ntxq = EFX_TXQ_LIMIT_TARGET;</td></tr>
<tr><th id="146">146</th><td>	}</td></tr>
<tr><th id="147">147</th><td>	encp-&gt;enc_evq_limit = nevq;</td></tr>
<tr><th id="148">148</th><td>	encp-&gt;enc_rxq_limit = MIN(EFX_RXQ_LIMIT_TARGET, nrxq);</td></tr>
<tr><th id="149">149</th><td>	encp-&gt;enc_txq_limit = MIN(EFX_TXQ_LIMIT_TARGET, ntxq);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>	encp-&gt;enc_txq_max_ndescs = <var>4096</var>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>	encp-&gt;enc_buftbl_limit = SIENA_SRAM_ROWS -</td></tr>
<tr><th id="154">154</th><td>	    (encp-&gt;enc_txq_limit * EFX_TXQ_DC_NDESCS(EFX_TXQ_DC_SIZE)) -</td></tr>
<tr><th id="155">155</th><td>	    (encp-&gt;enc_rxq_limit * EFX_RXQ_DC_NDESCS(EFX_RXQ_DC_SIZE));</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	encp-&gt;enc_hw_tx_insert_vlan_enabled = B_FALSE;</td></tr>
<tr><th id="158">158</th><td>	encp-&gt;enc_fw_assisted_tso_enabled = B_FALSE;</td></tr>
<tr><th id="159">159</th><td>	encp-&gt;enc_fw_assisted_tso_v2_enabled = B_FALSE;</td></tr>
<tr><th id="160">160</th><td>	encp-&gt;enc_fw_assisted_tso_v2_n_contexts = <var>0</var>;</td></tr>
<tr><th id="161">161</th><td>	encp-&gt;enc_allow_set_mac_with_installed_filters = B_TRUE;</td></tr>
<tr><th id="162">162</th><td>	encp-&gt;enc_rx_packed_stream_supported = B_FALSE;</td></tr>
<tr><th id="163">163</th><td>	encp-&gt;enc_rx_var_packed_stream_supported = B_FALSE;</td></tr>
<tr><th id="164">164</th><td>	encp-&gt;enc_rx_es_super_buffer_supported = B_FALSE;</td></tr>
<tr><th id="165">165</th><td>	encp-&gt;enc_fw_subvariant_no_tx_csum_supported = B_FALSE;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>	<i>/* Siena supports two 10G ports, and 8 lanes of PCIe Gen2 */</i></td></tr>
<tr><th id="168">168</th><td>	encp-&gt;enc_required_pcie_bandwidth_mbps = <var>2</var> * <var>10000</var>;</td></tr>
<tr><th id="169">169</th><td>	encp-&gt;enc_max_pcie_link_gen = EFX_PCIE_LINK_SPEED_GEN2;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	encp-&gt;enc_nvram_update_verify_result_supported = B_FALSE;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>	encp-&gt;enc_mac_stats_nstats = MC_CMD_MAC_NSTATS;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>	encp-&gt;enc_filter_action_flag_supported = B_FALSE;</td></tr>
<tr><th id="176">176</th><td>	encp-&gt;enc_filter_action_mark_supported = B_FALSE;</td></tr>
<tr><th id="177">177</th><td>	encp-&gt;enc_filter_action_mark_max = <var>0</var>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>fail2:</td></tr>
<tr><th id="182">182</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="183">183</th><td>fail1:</td></tr>
<tr><th id="184">184</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="190">190</th><td>siena_phy_cfg(</td></tr>
<tr><th id="191">191</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="192">192</th><td>{</td></tr>
<tr><th id="193">193</th><td><u>#if EFSYS_OPT_PHY_STATS</u></td></tr>
<tr><th id="194">194</th><td>	efx_nic_cfg_t *encp = &amp;(enp-&gt;en_nic_cfg);</td></tr>
<tr><th id="195">195</th><td><u>#endif	/* EFSYS_OPT_PHY_STATS */</u></td></tr>
<tr><th id="196">196</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<i>/* Fill out fields in enp-&gt;en_port and enp-&gt;en_nic_cfg from MCDI */</i></td></tr>
<tr><th id="199">199</th><td>	<b>if</b> ((rc = efx_mcdi_get_phy_cfg(enp)) != <var>0</var>)</td></tr>
<tr><th id="200">200</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#if EFSYS_OPT_PHY_STATS</u></td></tr>
<tr><th id="203">203</th><td>	<i>/* Convert the MCDI statistic mask into the EFX_PHY_STAT mask */</i></td></tr>
<tr><th id="204">204</th><td>	siena_phy_decode_stats(enp, encp-&gt;enc_mcdi_phy_stat_mask,</td></tr>
<tr><th id="205">205</th><td>			    NULL, &amp;encp-&gt;enc_phy_stat_mask, NULL);</td></tr>
<tr><th id="206">206</th><td><u>#endif	/* EFSYS_OPT_PHY_STATS */</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>fail1:</td></tr>
<tr><th id="211">211</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define	SIENA_BIU_MAGIC0	0x01234567</u></td></tr>
<tr><th id="217">217</th><td><u>#define	SIENA_BIU_MAGIC1	0xfedcba98</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>static</em>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="220">220</th><td>siena_nic_biu_test(</td></tr>
<tr><th id="221">221</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="222">222</th><td>{</td></tr>
<tr><th id="223">223</th><td>	efx_oword_t oword;</td></tr>
<tr><th id="224">224</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>	<i>/*</i></td></tr>
<tr><th id="227">227</th><td><i>	 * Write magic values to scratch registers 0 and 1, then</i></td></tr>
<tr><th id="228">228</th><td><i>	 * verify that the values were written correctly.  Interleave</i></td></tr>
<tr><th id="229">229</th><td><i>	 * the accesses to ensure that the BIU is not just reading</i></td></tr>
<tr><th id="230">230</th><td><i>	 * back the cached value that was last written.</i></td></tr>
<tr><th id="231">231</th><td><i>	 */</i></td></tr>
<tr><th id="232">232</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_DRIVER_DW0, SIENA_BIU_MAGIC0);</td></tr>
<tr><th id="233">233</th><td>	EFX_BAR_TBL_WRITEO(enp, FR_AZ_DRIVER_REG, <var>0</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_DRIVER_DW0, SIENA_BIU_MAGIC1);</td></tr>
<tr><th id="236">236</th><td>	EFX_BAR_TBL_WRITEO(enp, FR_AZ_DRIVER_REG, <var>1</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>	EFX_BAR_TBL_READO(enp, FR_AZ_DRIVER_REG, <var>0</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="239">239</th><td>	<b>if</b> (EFX_OWORD_FIELD(oword, FRF_AZ_DRIVER_DW0) != SIENA_BIU_MAGIC0) {</td></tr>
<tr><th id="240">240</th><td>		rc = EIO;</td></tr>
<tr><th id="241">241</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="242">242</th><td>	}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>	EFX_BAR_TBL_READO(enp, FR_AZ_DRIVER_REG, <var>1</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="245">245</th><td>	<b>if</b> (EFX_OWORD_FIELD(oword, FRF_AZ_DRIVER_DW0) != SIENA_BIU_MAGIC1) {</td></tr>
<tr><th id="246">246</th><td>		rc = EIO;</td></tr>
<tr><th id="247">247</th><td>		<b>goto</b> fail2;</td></tr>
<tr><th id="248">248</th><td>	}</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>	<i>/*</i></td></tr>
<tr><th id="251">251</th><td><i>	 * Perform the same test, with the values swapped.  This</i></td></tr>
<tr><th id="252">252</th><td><i>	 * ensures that subsequent tests don't start with the correct</i></td></tr>
<tr><th id="253">253</th><td><i>	 * values already written into the scratch registers.</i></td></tr>
<tr><th id="254">254</th><td><i>	 */</i></td></tr>
<tr><th id="255">255</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_DRIVER_DW0, SIENA_BIU_MAGIC1);</td></tr>
<tr><th id="256">256</th><td>	EFX_BAR_TBL_WRITEO(enp, FR_AZ_DRIVER_REG, <var>0</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_AZ_DRIVER_DW0, SIENA_BIU_MAGIC0);</td></tr>
<tr><th id="259">259</th><td>	EFX_BAR_TBL_WRITEO(enp, FR_AZ_DRIVER_REG, <var>1</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>	EFX_BAR_TBL_READO(enp, FR_AZ_DRIVER_REG, <var>0</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="262">262</th><td>	<b>if</b> (EFX_OWORD_FIELD(oword, FRF_AZ_DRIVER_DW0) != SIENA_BIU_MAGIC1) {</td></tr>
<tr><th id="263">263</th><td>		rc = EIO;</td></tr>
<tr><th id="264">264</th><td>		<b>goto</b> fail3;</td></tr>
<tr><th id="265">265</th><td>	}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	EFX_BAR_TBL_READO(enp, FR_AZ_DRIVER_REG, <var>1</var>, &amp;oword, B_TRUE);</td></tr>
<tr><th id="268">268</th><td>	<b>if</b> (EFX_OWORD_FIELD(oword, FRF_AZ_DRIVER_DW0) != SIENA_BIU_MAGIC0) {</td></tr>
<tr><th id="269">269</th><td>		rc = EIO;</td></tr>
<tr><th id="270">270</th><td>		<b>goto</b> fail4;</td></tr>
<tr><th id="271">271</th><td>	}</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>fail4:</td></tr>
<tr><th id="276">276</th><td>	EFSYS_PROBE(fail4);</td></tr>
<tr><th id="277">277</th><td>fail3:</td></tr>
<tr><th id="278">278</th><td>	EFSYS_PROBE(fail3);</td></tr>
<tr><th id="279">279</th><td>fail2:</td></tr>
<tr><th id="280">280</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="281">281</th><td>fail1:</td></tr>
<tr><th id="282">282</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="288">288</th><td>siena_nic_probe(</td></tr>
<tr><th id="289">289</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="290">290</th><td>{</td></tr>
<tr><th id="291">291</th><td>	efx_port_t *epp = &amp;(enp-&gt;en_port);</td></tr>
<tr><th id="292">292</th><td>	efx_nic_cfg_t *encp = &amp;(enp-&gt;en_nic_cfg);</td></tr>
<tr><th id="293">293</th><td>	siena_link_state_t sls;</td></tr>
<tr><th id="294">294</th><td>	<em>unsigned</em> <em>int</em> mask;</td></tr>
<tr><th id="295">295</th><td>	efx_oword_t oword;</td></tr>
<tr><th id="296">296</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>	EFSYS_ASSERT3U(enp-&gt;en_family, ==, EFX_FAMILY_SIENA);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>	<i>/* Test BIU */</i></td></tr>
<tr><th id="301">301</th><td>	<b>if</b> ((rc = siena_nic_biu_test(enp)) != <var>0</var>)</td></tr>
<tr><th id="302">302</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>	<i>/* Clear the region register */</i></td></tr>
<tr><th id="305">305</th><td>	EFX_POPULATE_OWORD_4(oword,</td></tr>
<tr><th id="306">306</th><td>	    FRF_AZ_ADR_REGION0, <var>0</var>,</td></tr>
<tr><th id="307">307</th><td>	    FRF_AZ_ADR_REGION1, (<var>1</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="308">308</th><td>	    FRF_AZ_ADR_REGION2, (<var>2</var> &lt;&lt; <var>16</var>),</td></tr>
<tr><th id="309">309</th><td>	    FRF_AZ_ADR_REGION3, (<var>3</var> &lt;&lt; <var>16</var>));</td></tr>
<tr><th id="310">310</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_ADR_REGION_REG, &amp;oword);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>	<i>/* Read clear any assertion state */</i></td></tr>
<tr><th id="313">313</th><td>	<b>if</b> ((rc = efx_mcdi_read_assertion(enp)) != <var>0</var>)</td></tr>
<tr><th id="314">314</th><td>		<b>goto</b> fail2;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>	<i>/* Exit the assertion handler */</i></td></tr>
<tr><th id="317">317</th><td>	<b>if</b> ((rc = efx_mcdi_exit_assertion_handler(enp)) != <var>0</var>)</td></tr>
<tr><th id="318">318</th><td>		<b>goto</b> fail3;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>	<i>/* Wrestle control from the BMC */</i></td></tr>
<tr><th id="321">321</th><td>	<b>if</b> ((rc = efx_mcdi_drv_attach(enp, B_TRUE)) != <var>0</var>)</td></tr>
<tr><th id="322">322</th><td>		<b>goto</b> fail4;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<b>if</b> ((rc = siena_board_cfg(enp)) != <var>0</var>)</td></tr>
<tr><th id="325">325</th><td>		<b>goto</b> fail5;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>	<b>if</b> ((rc = siena_phy_cfg(enp)) != <var>0</var>)</td></tr>
<tr><th id="328">328</th><td>		<b>goto</b> fail6;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>	<i>/* Obtain the default PHY advertised capabilities */</i></td></tr>
<tr><th id="331">331</th><td>	<b>if</b> ((rc = siena_nic_reset(enp)) != <var>0</var>)</td></tr>
<tr><th id="332">332</th><td>		<b>goto</b> fail7;</td></tr>
<tr><th id="333">333</th><td>	<b>if</b> ((rc = siena_phy_get_link(enp, &amp;sls)) != <var>0</var>)</td></tr>
<tr><th id="334">334</th><td>		<b>goto</b> fail8;</td></tr>
<tr><th id="335">335</th><td>	epp-&gt;ep_default_adv_cap_mask = sls.sls_adv_cap_mask;</td></tr>
<tr><th id="336">336</th><td>	epp-&gt;ep_adv_cap_mask = sls.sls_adv_cap_mask;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#if EFSYS_OPT_VPD || EFSYS_OPT_NVRAM</u></td></tr>
<tr><th id="339">339</th><td>	<b>if</b> ((rc = siena_nic_get_partn_mask(enp, &amp;mask)) != <var>0</var>)</td></tr>
<tr><th id="340">340</th><td>		<b>goto</b> fail9;</td></tr>
<tr><th id="341">341</th><td>	enp-&gt;en_u.siena.enu_partn_mask = mask;</td></tr>
<tr><th id="342">342</th><td><u>#endif</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#if EFSYS_OPT_MAC_STATS</u></td></tr>
<tr><th id="345">345</th><td>	<i>/* Wipe the MAC statistics */</i></td></tr>
<tr><th id="346">346</th><td>	<b>if</b> ((rc = efx_mcdi_mac_stats_clear(enp)) != <var>0</var>)</td></tr>
<tr><th id="347">347</th><td>		<b>goto</b> fail10;</td></tr>
<tr><th id="348">348</th><td><u>#endif</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#if EFSYS_OPT_LOOPBACK</u></td></tr>
<tr><th id="351">351</th><td>	<b>if</b> ((rc = efx_mcdi_get_loopback_modes(enp)) != <var>0</var>)</td></tr>
<tr><th id="352">352</th><td>		<b>goto</b> fail11;</td></tr>
<tr><th id="353">353</th><td><u>#endif</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#if EFSYS_OPT_MON_STATS</u></td></tr>
<tr><th id="356">356</th><td>	<b>if</b> ((rc = mcdi_mon_cfg_build(enp)) != <var>0</var>)</td></tr>
<tr><th id="357">357</th><td>		<b>goto</b> fail12;</td></tr>
<tr><th id="358">358</th><td><u>#endif</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	encp-&gt;enc_features = enp-&gt;en_features;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#if EFSYS_OPT_MON_STATS</u></td></tr>
<tr><th id="365">365</th><td>fail12:</td></tr>
<tr><th id="366">366</th><td>	EFSYS_PROBE(fail12);</td></tr>
<tr><th id="367">367</th><td><u>#endif</u></td></tr>
<tr><th id="368">368</th><td><u>#if EFSYS_OPT_LOOPBACK</u></td></tr>
<tr><th id="369">369</th><td>fail11:</td></tr>
<tr><th id="370">370</th><td>	EFSYS_PROBE(fail11);</td></tr>
<tr><th id="371">371</th><td><u>#endif</u></td></tr>
<tr><th id="372">372</th><td><u>#if EFSYS_OPT_MAC_STATS</u></td></tr>
<tr><th id="373">373</th><td>fail10:</td></tr>
<tr><th id="374">374</th><td>	EFSYS_PROBE(fail10);</td></tr>
<tr><th id="375">375</th><td><u>#endif</u></td></tr>
<tr><th id="376">376</th><td><u>#if EFSYS_OPT_VPD || EFSYS_OPT_NVRAM</u></td></tr>
<tr><th id="377">377</th><td>fail9:</td></tr>
<tr><th id="378">378</th><td>	EFSYS_PROBE(fail9);</td></tr>
<tr><th id="379">379</th><td><u>#endif</u></td></tr>
<tr><th id="380">380</th><td>fail8:</td></tr>
<tr><th id="381">381</th><td>	EFSYS_PROBE(fail8);</td></tr>
<tr><th id="382">382</th><td>fail7:</td></tr>
<tr><th id="383">383</th><td>	EFSYS_PROBE(fail7);</td></tr>
<tr><th id="384">384</th><td>fail6:</td></tr>
<tr><th id="385">385</th><td>	EFSYS_PROBE(fail6);</td></tr>
<tr><th id="386">386</th><td>fail5:</td></tr>
<tr><th id="387">387</th><td>	EFSYS_PROBE(fail5);</td></tr>
<tr><th id="388">388</th><td>fail4:</td></tr>
<tr><th id="389">389</th><td>	EFSYS_PROBE(fail4);</td></tr>
<tr><th id="390">390</th><td>fail3:</td></tr>
<tr><th id="391">391</th><td>	EFSYS_PROBE(fail3);</td></tr>
<tr><th id="392">392</th><td>fail2:</td></tr>
<tr><th id="393">393</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="394">394</th><td>fail1:</td></tr>
<tr><th id="395">395</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="401">401</th><td>siena_nic_reset(</td></tr>
<tr><th id="402">402</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="403">403</th><td>{</td></tr>
<tr><th id="404">404</th><td>	efx_mcdi_req_t req;</td></tr>
<tr><th id="405">405</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>	EFSYS_ASSERT3U(enp-&gt;en_family, ==, EFX_FAMILY_SIENA);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>	<i>/* siena_nic_reset() is called to recover from BADASSERT failures. */</i></td></tr>
<tr><th id="410">410</th><td>	<b>if</b> ((rc = efx_mcdi_read_assertion(enp)) != <var>0</var>)</td></tr>
<tr><th id="411">411</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="412">412</th><td>	<b>if</b> ((rc = efx_mcdi_exit_assertion_handler(enp)) != <var>0</var>)</td></tr>
<tr><th id="413">413</th><td>		<b>goto</b> fail2;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>	<i>/*</i></td></tr>
<tr><th id="416">416</th><td><i>	 * Bug24908: ENTITY_RESET_IN_LEN is non zero but zero may be supplied</i></td></tr>
<tr><th id="417">417</th><td><i>	 * for backwards compatibility with PORT_RESET_IN_LEN.</i></td></tr>
<tr><th id="418">418</th><td><i>	 */</i></td></tr>
<tr><th id="419">419</th><td>	EFX_STATIC_ASSERT(MC_CMD_ENTITY_RESET_OUT_LEN == <var>0</var>);</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>	req.emr_cmd = MC_CMD_ENTITY_RESET;</td></tr>
<tr><th id="422">422</th><td>	req.emr_in_buf = NULL;</td></tr>
<tr><th id="423">423</th><td>	req.emr_in_length = <var>0</var>;</td></tr>
<tr><th id="424">424</th><td>	req.emr_out_buf = NULL;</td></tr>
<tr><th id="425">425</th><td>	req.emr_out_length = <var>0</var>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>	efx_mcdi_execute(enp, &amp;req);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>	<b>if</b> (req.emr_rc != <var>0</var>) {</td></tr>
<tr><th id="430">430</th><td>		rc = req.emr_rc;</td></tr>
<tr><th id="431">431</th><td>		<b>goto</b> fail3;</td></tr>
<tr><th id="432">432</th><td>	}</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>fail3:</td></tr>
<tr><th id="437">437</th><td>	EFSYS_PROBE(fail3);</td></tr>
<tr><th id="438">438</th><td>fail2:</td></tr>
<tr><th id="439">439</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="440">440</th><td>fail1:</td></tr>
<tr><th id="441">441</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="444">444</th><td>}</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><em>static</em>			<em>void</em></td></tr>
<tr><th id="447">447</th><td>siena_nic_rx_cfg(</td></tr>
<tr><th id="448">448</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="449">449</th><td>{</td></tr>
<tr><th id="450">450</th><td>	efx_oword_t oword;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>	<i>/*</i></td></tr>
<tr><th id="453">453</th><td><i>	 * RX_INGR_EN is always enabled on Siena, because we rely on</i></td></tr>
<tr><th id="454">454</th><td><i>	 * the RX parser to be resiliant to missing SOP/EOP.</i></td></tr>
<tr><th id="455">455</th><td><i>	 */</i></td></tr>
<tr><th id="456">456</th><td>	EFX_BAR_READO(enp, FR_AZ_RX_CFG_REG, &amp;oword);</td></tr>
<tr><th id="457">457</th><td>	EFX_SET_OWORD_FIELD(oword, FRF_BZ_RX_INGR_EN, <var>1</var>);</td></tr>
<tr><th id="458">458</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_RX_CFG_REG, &amp;oword);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>	<i>/* Disable parsing of additional 802.1Q in Q packets */</i></td></tr>
<tr><th id="461">461</th><td>	EFX_BAR_READO(enp, FR_AZ_RX_FILTER_CTL_REG, &amp;oword);</td></tr>
<tr><th id="462">462</th><td>	EFX_SET_OWORD_FIELD(oword, FRF_CZ_RX_FILTER_ALL_VLAN_ETHERTYPES, <var>0</var>);</td></tr>
<tr><th id="463">463</th><td>	EFX_BAR_WRITEO(enp, FR_AZ_RX_FILTER_CTL_REG, &amp;oword);</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>static</em>			<em>void</em></td></tr>
<tr><th id="467">467</th><td>siena_nic_usrev_dis(</td></tr>
<tr><th id="468">468</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="469">469</th><td>{</td></tr>
<tr><th id="470">470</th><td>	efx_oword_t	oword;</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>	EFX_POPULATE_OWORD_1(oword, FRF_CZ_USREV_DIS, <var>1</var>);</td></tr>
<tr><th id="473">473</th><td>	EFX_BAR_WRITEO(enp, FR_CZ_USR_EV_CFG, &amp;oword);</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="477">477</th><td>siena_nic_init(</td></tr>
<tr><th id="478">478</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="479">479</th><td>{</td></tr>
<tr><th id="480">480</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>	EFSYS_ASSERT3U(enp-&gt;en_family, ==, EFX_FAMILY_SIENA);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>	<i>/* Enable reporting of some events (e.g. link change) */</i></td></tr>
<tr><th id="485">485</th><td>	<b>if</b> ((rc = efx_mcdi_log_ctrl(enp)) != <var>0</var>)</td></tr>
<tr><th id="486">486</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>	siena_sram_init(enp);</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>	<i>/* Configure Siena's RX block */</i></td></tr>
<tr><th id="491">491</th><td>	siena_nic_rx_cfg(enp);</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>	<i>/* Disable USR_EVents for now */</i></td></tr>
<tr><th id="494">494</th><td>	siena_nic_usrev_dis(enp);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>	<i>/* bug17057: Ensure set_link is called */</i></td></tr>
<tr><th id="497">497</th><td>	<b>if</b> ((rc = siena_phy_reconfigure(enp)) != <var>0</var>)</td></tr>
<tr><th id="498">498</th><td>		<b>goto</b> fail2;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>	enp-&gt;en_nic_cfg.enc_mcdi_max_payload_length = MCDI_CTL_SDU_LEN_MAX_V1;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>fail2:</td></tr>
<tr><th id="505">505</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="506">506</th><td>fail1:</td></tr>
<tr><th id="507">507</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="510">510</th><td>}</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>			<em>void</em></td></tr>
<tr><th id="513">513</th><td>siena_nic_fini(</td></tr>
<tr><th id="514">514</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="515">515</th><td>{</td></tr>
<tr><th id="516">516</th><td>	_NOTE(ARGUNUSED(enp))</td></tr>
<tr><th id="517">517</th><td>}</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>			<em>void</em></td></tr>
<tr><th id="520">520</th><td>siena_nic_unprobe(</td></tr>
<tr><th id="521">521</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="522">522</th><td>{</td></tr>
<tr><th id="523">523</th><td><u>#if EFSYS_OPT_MON_STATS</u></td></tr>
<tr><th id="524">524</th><td>	mcdi_mon_cfg_free(enp);</td></tr>
<tr><th id="525">525</th><td><u>#endif /* EFSYS_OPT_MON_STATS */</u></td></tr>
<tr><th id="526">526</th><td>	(<em>void</em>) efx_mcdi_drv_attach(enp, B_FALSE);</td></tr>
<tr><th id="527">527</th><td>}</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><u>#if EFSYS_OPT_DIAG</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><em>static</em> siena_register_set_t __siena_registers[] = {</td></tr>
<tr><th id="532">532</th><td>	{ FR_AZ_ADR_REGION_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="533">533</th><td>	{ FR_CZ_USR_EV_CFG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="534">534</th><td>	{ FR_AZ_RX_CFG_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="535">535</th><td>	{ FR_AZ_TX_CFG_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="536">536</th><td>	{ FR_AZ_TX_RESERVED_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="537">537</th><td>	{ FR_AZ_SRM_TX_DC_CFG_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="538">538</th><td>	{ FR_AZ_RX_DC_CFG_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="539">539</th><td>	{ FR_AZ_RX_DC_PF_WM_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="540">540</th><td>	{ FR_AZ_DP_CTRL_REG_OFST, <var>0</var>, <var>1</var> },</td></tr>
<tr><th id="541">541</th><td>	{ FR_BZ_RX_RSS_TKEY_REG_OFST, <var>0</var>, <var>1</var>},</td></tr>
<tr><th id="542">542</th><td>	{ FR_CZ_RX_RSS_IPV6_REG1_OFST, <var>0</var>, <var>1</var>},</td></tr>
<tr><th id="543">543</th><td>	{ FR_CZ_RX_RSS_IPV6_REG2_OFST, <var>0</var>, <var>1</var>},</td></tr>
<tr><th id="544">544</th><td>	{ FR_CZ_RX_RSS_IPV6_REG3_OFST, <var>0</var>, <var>1</var>}</td></tr>
<tr><th id="545">545</th><td>};</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><em>static</em> <em>const</em> uint32_t __siena_register_masks[] = {</td></tr>
<tr><th id="548">548</th><td>	<var>0x0003FFFF</var>, <var>0x0003FFFF</var>, <var>0x0003FFFF</var>, <var>0x0003FFFF</var>,</td></tr>
<tr><th id="549">549</th><td>	<var>0x000103FF</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="550">550</th><td>	<var>0xFFFFFFFE</var>, <var>0xFFFFFFFF</var>, <var>0x0003FFFF</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="551">551</th><td>	<var>0x7FFF0037</var>, <var>0xFFFF8000</var>, <var>0xFFFFFFFF</var>, <var>0x03FFFFFF</var>,</td></tr>
<tr><th id="552">552</th><td>	<var>0xFFFEFE80</var>, <var>0x1FFFFFFF</var>, <var>0x020000FE</var>, <var>0x007FFFFF</var>,</td></tr>
<tr><th id="553">553</th><td>	<var>0x001FFFFF</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="554">554</th><td>	<var>0x00000003</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="555">555</th><td>	<var>0x000003FF</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="556">556</th><td>	<var>0x00000FFF</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="557">557</th><td>	<var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>,</td></tr>
<tr><th id="558">558</th><td>	<var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>,</td></tr>
<tr><th id="559">559</th><td>	<var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>,</td></tr>
<tr><th id="560">560</th><td>	<var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0x00000007</var>, <var>0x00000000</var></td></tr>
<tr><th id="561">561</th><td>};</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><em>static</em> siena_register_set_t __siena_tables[] = {</td></tr>
<tr><th id="564">564</th><td>	{ FR_AZ_RX_FILTER_TBL0_OFST, FR_AZ_RX_FILTER_TBL0_STEP,</td></tr>
<tr><th id="565">565</th><td>	    FR_AZ_RX_FILTER_TBL0_ROWS },</td></tr>
<tr><th id="566">566</th><td>	{ FR_CZ_RX_MAC_FILTER_TBL0_OFST, FR_CZ_RX_MAC_FILTER_TBL0_STEP,</td></tr>
<tr><th id="567">567</th><td>	    FR_CZ_RX_MAC_FILTER_TBL0_ROWS },</td></tr>
<tr><th id="568">568</th><td>	{ FR_AZ_RX_DESC_PTR_TBL_OFST,</td></tr>
<tr><th id="569">569</th><td>	    FR_AZ_RX_DESC_PTR_TBL_STEP, FR_CZ_RX_DESC_PTR_TBL_ROWS },</td></tr>
<tr><th id="570">570</th><td>	{ FR_AZ_TX_DESC_PTR_TBL_OFST,</td></tr>
<tr><th id="571">571</th><td>	    FR_AZ_TX_DESC_PTR_TBL_STEP, FR_CZ_TX_DESC_PTR_TBL_ROWS },</td></tr>
<tr><th id="572">572</th><td>	{ FR_AZ_TIMER_TBL_OFST, FR_AZ_TIMER_TBL_STEP, FR_CZ_TIMER_TBL_ROWS },</td></tr>
<tr><th id="573">573</th><td>	{ FR_CZ_TX_FILTER_TBL0_OFST,</td></tr>
<tr><th id="574">574</th><td>	    FR_CZ_TX_FILTER_TBL0_STEP, FR_CZ_TX_FILTER_TBL0_ROWS },</td></tr>
<tr><th id="575">575</th><td>	{ FR_CZ_TX_MAC_FILTER_TBL0_OFST,</td></tr>
<tr><th id="576">576</th><td>	    FR_CZ_TX_MAC_FILTER_TBL0_STEP, FR_CZ_TX_MAC_FILTER_TBL0_ROWS }</td></tr>
<tr><th id="577">577</th><td>};</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><em>static</em> <em>const</em> uint32_t __siena_table_masks[] = {</td></tr>
<tr><th id="580">580</th><td>	<var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0x000003FF</var>,</td></tr>
<tr><th id="581">581</th><td>	<var>0xFFFF0FFF</var>, <var>0xFFFFFFFF</var>, <var>0x00000E7F</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="582">582</th><td>	<var>0xFFFFFFFE</var>, <var>0x0FFFFFFF</var>, <var>0x01800000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="583">583</th><td>	<var>0xFFFFFFFE</var>, <var>0x0FFFFFFF</var>, <var>0x0C000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="584">584</th><td>	<var>0x3FFFFFFF</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="585">585</th><td>	<var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0xFFFFFFFF</var>, <var>0x000013FF</var>,</td></tr>
<tr><th id="586">586</th><td>	<var>0xFFFF07FF</var>, <var>0xFFFFFFFF</var>, <var>0x0000007F</var>, <var>0x00000000</var>,</td></tr>
<tr><th id="587">587</th><td>};</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="590">590</th><td>siena_nic_test_registers(</td></tr>
<tr><th id="591">591</th><td>	__in		efx_nic_t *enp,</td></tr>
<tr><th id="592">592</th><td>	__in		siena_register_set_t *rsp,</td></tr>
<tr><th id="593">593</th><td>	__in		size_t count)</td></tr>
<tr><th id="594">594</th><td>{</td></tr>
<tr><th id="595">595</th><td>	<em>unsigned</em> <em>int</em> bit;</td></tr>
<tr><th id="596">596</th><td>	efx_oword_t original;</td></tr>
<tr><th id="597">597</th><td>	efx_oword_t reg;</td></tr>
<tr><th id="598">598</th><td>	efx_oword_t buf;</td></tr>
<tr><th id="599">599</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>	<b>while</b> (count &gt; <var>0</var>) {</td></tr>
<tr><th id="602">602</th><td>		<i>/* This function is only suitable for registers */</i></td></tr>
<tr><th id="603">603</th><td>		EFSYS_ASSERT(rsp-&gt;rows == <var>1</var>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>		<i>/* bit sweep on and off */</i></td></tr>
<tr><th id="606">606</th><td>		EFSYS_BAR_READO(enp-&gt;en_esbp, rsp-&gt;address, &amp;original,</td></tr>
<tr><th id="607">607</th><td>			    B_TRUE);</td></tr>
<tr><th id="608">608</th><td>		<b>for</b> (bit = <var>0</var>; bit &lt; <var>128</var>; bit++) {</td></tr>
<tr><th id="609">609</th><td>			<i>/* Is this bit in the mask? */</i></td></tr>
<tr><th id="610">610</th><td>			<b>if</b> (~(rsp-&gt;mask.eo_u32[bit &gt;&gt; <var>5</var>]) &amp; (<var>1</var> &lt;&lt; bit))</td></tr>
<tr><th id="611">611</th><td>				<b>continue</b>;</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>			<i>/* Test this bit can be set in isolation */</i></td></tr>
<tr><th id="614">614</th><td>			reg = original;</td></tr>
<tr><th id="615">615</th><td>			EFX_AND_OWORD(reg, rsp-&gt;mask);</td></tr>
<tr><th id="616">616</th><td>			EFX_SET_OWORD_BIT(reg, bit);</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>			EFSYS_BAR_WRITEO(enp-&gt;en_esbp, rsp-&gt;address, &amp;reg,</td></tr>
<tr><th id="619">619</th><td>				    B_TRUE);</td></tr>
<tr><th id="620">620</th><td>			EFSYS_BAR_READO(enp-&gt;en_esbp, rsp-&gt;address, &amp;buf,</td></tr>
<tr><th id="621">621</th><td>				    B_TRUE);</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>			EFX_AND_OWORD(buf, rsp-&gt;mask);</td></tr>
<tr><th id="624">624</th><td>			<b>if</b> (memcmp(&amp;reg, &amp;buf, <b>sizeof</b> (reg))) {</td></tr>
<tr><th id="625">625</th><td>				rc = EIO;</td></tr>
<tr><th id="626">626</th><td>				<b>goto</b> fail1;</td></tr>
<tr><th id="627">627</th><td>			}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>			<i>/* Test this bit can be cleared in isolation */</i></td></tr>
<tr><th id="630">630</th><td>			EFX_OR_OWORD(reg, rsp-&gt;mask);</td></tr>
<tr><th id="631">631</th><td>			EFX_CLEAR_OWORD_BIT(reg, bit);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>			EFSYS_BAR_WRITEO(enp-&gt;en_esbp, rsp-&gt;address, &amp;reg,</td></tr>
<tr><th id="634">634</th><td>				    B_TRUE);</td></tr>
<tr><th id="635">635</th><td>			EFSYS_BAR_READO(enp-&gt;en_esbp, rsp-&gt;address, &amp;buf,</td></tr>
<tr><th id="636">636</th><td>				    B_TRUE);</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>			EFX_AND_OWORD(buf, rsp-&gt;mask);</td></tr>
<tr><th id="639">639</th><td>			<b>if</b> (memcmp(&amp;reg, &amp;buf, <b>sizeof</b> (reg))) {</td></tr>
<tr><th id="640">640</th><td>				rc = EIO;</td></tr>
<tr><th id="641">641</th><td>				<b>goto</b> fail2;</td></tr>
<tr><th id="642">642</th><td>			}</td></tr>
<tr><th id="643">643</th><td>		}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>		<i>/* Restore the old value */</i></td></tr>
<tr><th id="646">646</th><td>		EFSYS_BAR_WRITEO(enp-&gt;en_esbp, rsp-&gt;address, &amp;original,</td></tr>
<tr><th id="647">647</th><td>			    B_TRUE);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>		--count;</td></tr>
<tr><th id="650">650</th><td>		++rsp;</td></tr>
<tr><th id="651">651</th><td>	}</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>fail2:</td></tr>
<tr><th id="656">656</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="657">657</th><td>fail1:</td></tr>
<tr><th id="658">658</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>	<i>/* Restore the old value */</i></td></tr>
<tr><th id="661">661</th><td>	EFSYS_BAR_WRITEO(enp-&gt;en_esbp, rsp-&gt;address, &amp;original, B_TRUE);</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="664">664</th><td>}</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="667">667</th><td>siena_nic_test_tables(</td></tr>
<tr><th id="668">668</th><td>	__in		efx_nic_t *enp,</td></tr>
<tr><th id="669">669</th><td>	__in		siena_register_set_t *rsp,</td></tr>
<tr><th id="670">670</th><td>	__in		efx_pattern_type_t pattern,</td></tr>
<tr><th id="671">671</th><td>	__in		size_t count)</td></tr>
<tr><th id="672">672</th><td>{</td></tr>
<tr><th id="673">673</th><td>	efx_sram_pattern_fn_t func;</td></tr>
<tr><th id="674">674</th><td>	<em>unsigned</em> <em>int</em> index;</td></tr>
<tr><th id="675">675</th><td>	<em>unsigned</em> <em>int</em> address;</td></tr>
<tr><th id="676">676</th><td>	efx_oword_t reg;</td></tr>
<tr><th id="677">677</th><td>	efx_oword_t buf;</td></tr>
<tr><th id="678">678</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>	EFSYS_ASSERT(pattern &lt; EFX_PATTERN_NTYPES);</td></tr>
<tr><th id="681">681</th><td>	func = __efx_sram_pattern_fns[pattern];</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>	<b>while</b> (count &gt; <var>0</var>) {</td></tr>
<tr><th id="684">684</th><td>		<i>/* Write */</i></td></tr>
<tr><th id="685">685</th><td>		address = rsp-&gt;address;</td></tr>
<tr><th id="686">686</th><td>		<b>for</b> (index = <var>0</var>; index &lt; rsp-&gt;rows; ++index) {</td></tr>
<tr><th id="687">687</th><td>			func(<var>2</var> * index + <var>0</var>, B_FALSE, &amp;reg.eo_qword[<var>0</var>]);</td></tr>
<tr><th id="688">688</th><td>			func(<var>2</var> * index + <var>1</var>, B_FALSE, &amp;reg.eo_qword[<var>1</var>]);</td></tr>
<tr><th id="689">689</th><td>			EFX_AND_OWORD(reg, rsp-&gt;mask);</td></tr>
<tr><th id="690">690</th><td>			EFSYS_BAR_WRITEO(enp-&gt;en_esbp, address, &amp;reg, B_TRUE);</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>			address += rsp-&gt;step;</td></tr>
<tr><th id="693">693</th><td>		}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>		<i>/* Read */</i></td></tr>
<tr><th id="696">696</th><td>		address = rsp-&gt;address;</td></tr>
<tr><th id="697">697</th><td>		<b>for</b> (index = <var>0</var>; index &lt; rsp-&gt;rows; ++index) {</td></tr>
<tr><th id="698">698</th><td>			func(<var>2</var> * index + <var>0</var>, B_FALSE, &amp;reg.eo_qword[<var>0</var>]);</td></tr>
<tr><th id="699">699</th><td>			func(<var>2</var> * index + <var>1</var>, B_FALSE, &amp;reg.eo_qword[<var>1</var>]);</td></tr>
<tr><th id="700">700</th><td>			EFX_AND_OWORD(reg, rsp-&gt;mask);</td></tr>
<tr><th id="701">701</th><td>			EFSYS_BAR_READO(enp-&gt;en_esbp, address, &amp;buf, B_TRUE);</td></tr>
<tr><th id="702">702</th><td>			<b>if</b> (memcmp(&amp;reg, &amp;buf, <b>sizeof</b> (reg))) {</td></tr>
<tr><th id="703">703</th><td>				rc = EIO;</td></tr>
<tr><th id="704">704</th><td>				<b>goto</b> fail1;</td></tr>
<tr><th id="705">705</th><td>			}</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>			address += rsp-&gt;step;</td></tr>
<tr><th id="708">708</th><td>		}</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>		++rsp;</td></tr>
<tr><th id="711">711</th><td>		--count;</td></tr>
<tr><th id="712">712</th><td>	}</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>fail1:</td></tr>
<tr><th id="717">717</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="720">720</th><td>}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>	__checkReturn	efx_rc_t</td></tr>
<tr><th id="724">724</th><td>siena_nic_register_test(</td></tr>
<tr><th id="725">725</th><td>	__in		efx_nic_t *enp)</td></tr>
<tr><th id="726">726</th><td>{</td></tr>
<tr><th id="727">727</th><td>	siena_register_set_t *rsp;</td></tr>
<tr><th id="728">728</th><td>	<em>const</em> uint32_t *dwordp;</td></tr>
<tr><th id="729">729</th><td>	<em>unsigned</em> <em>int</em> nitems;</td></tr>
<tr><th id="730">730</th><td>	<em>unsigned</em> <em>int</em> count;</td></tr>
<tr><th id="731">731</th><td>	efx_rc_t rc;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>	<i>/* Fill out the register mask entries */</i></td></tr>
<tr><th id="734">734</th><td>	EFX_STATIC_ASSERT(EFX_ARRAY_SIZE(__siena_register_masks)</td></tr>
<tr><th id="735">735</th><td>		    == EFX_ARRAY_SIZE(__siena_registers) * <var>4</var>);</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>	nitems = EFX_ARRAY_SIZE(__siena_registers);</td></tr>
<tr><th id="738">738</th><td>	dwordp = __siena_register_masks;</td></tr>
<tr><th id="739">739</th><td>	<b>for</b> (count = <var>0</var>; count &lt; nitems; ++count) {</td></tr>
<tr><th id="740">740</th><td>		rsp = __siena_registers + count;</td></tr>
<tr><th id="741">741</th><td>		rsp-&gt;mask.eo_u32[<var>0</var>] = *dwordp++;</td></tr>
<tr><th id="742">742</th><td>		rsp-&gt;mask.eo_u32[<var>1</var>] = *dwordp++;</td></tr>
<tr><th id="743">743</th><td>		rsp-&gt;mask.eo_u32[<var>2</var>] = *dwordp++;</td></tr>
<tr><th id="744">744</th><td>		rsp-&gt;mask.eo_u32[<var>3</var>] = *dwordp++;</td></tr>
<tr><th id="745">745</th><td>	}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>	<i>/* Fill out the register table entries */</i></td></tr>
<tr><th id="748">748</th><td>	EFX_STATIC_ASSERT(EFX_ARRAY_SIZE(__siena_table_masks)</td></tr>
<tr><th id="749">749</th><td>		    == EFX_ARRAY_SIZE(__siena_tables) * <var>4</var>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>	nitems = EFX_ARRAY_SIZE(__siena_tables);</td></tr>
<tr><th id="752">752</th><td>	dwordp = __siena_table_masks;</td></tr>
<tr><th id="753">753</th><td>	<b>for</b> (count = <var>0</var>; count &lt; nitems; ++count) {</td></tr>
<tr><th id="754">754</th><td>		rsp = __siena_tables + count;</td></tr>
<tr><th id="755">755</th><td>		rsp-&gt;mask.eo_u32[<var>0</var>] = *dwordp++;</td></tr>
<tr><th id="756">756</th><td>		rsp-&gt;mask.eo_u32[<var>1</var>] = *dwordp++;</td></tr>
<tr><th id="757">757</th><td>		rsp-&gt;mask.eo_u32[<var>2</var>] = *dwordp++;</td></tr>
<tr><th id="758">758</th><td>		rsp-&gt;mask.eo_u32[<var>3</var>] = *dwordp++;</td></tr>
<tr><th id="759">759</th><td>	}</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>	<b>if</b> ((rc = siena_nic_test_registers(enp, __siena_registers,</td></tr>
<tr><th id="762">762</th><td>	    EFX_ARRAY_SIZE(__siena_registers))) != <var>0</var>)</td></tr>
<tr><th id="763">763</th><td>		<b>goto</b> fail1;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>	<b>if</b> ((rc = siena_nic_test_tables(enp, __siena_tables,</td></tr>
<tr><th id="766">766</th><td>	    EFX_PATTERN_BYTE_ALTERNATE,</td></tr>
<tr><th id="767">767</th><td>	    EFX_ARRAY_SIZE(__siena_tables))) != <var>0</var>)</td></tr>
<tr><th id="768">768</th><td>		<b>goto</b> fail2;</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>	<b>if</b> ((rc = siena_nic_test_tables(enp, __siena_tables,</td></tr>
<tr><th id="771">771</th><td>	    EFX_PATTERN_BYTE_CHANGING,</td></tr>
<tr><th id="772">772</th><td>	    EFX_ARRAY_SIZE(__siena_tables))) != <var>0</var>)</td></tr>
<tr><th id="773">773</th><td>		<b>goto</b> fail3;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>	<b>if</b> ((rc = siena_nic_test_tables(enp, __siena_tables,</td></tr>
<tr><th id="776">776</th><td>	    EFX_PATTERN_BIT_SWEEP, EFX_ARRAY_SIZE(__siena_tables))) != <var>0</var>)</td></tr>
<tr><th id="777">777</th><td>		<b>goto</b> fail4;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>	<b>return</b> (<var>0</var>);</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>fail4:</td></tr>
<tr><th id="782">782</th><td>	EFSYS_PROBE(fail4);</td></tr>
<tr><th id="783">783</th><td>fail3:</td></tr>
<tr><th id="784">784</th><td>	EFSYS_PROBE(fail3);</td></tr>
<tr><th id="785">785</th><td>fail2:</td></tr>
<tr><th id="786">786</th><td>	EFSYS_PROBE(fail2);</td></tr>
<tr><th id="787">787</th><td>fail1:</td></tr>
<tr><th id="788">788</th><td>	EFSYS_PROBE1(fail1, efx_rc_t, rc);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>	<b>return</b> (rc);</td></tr>
<tr><th id="791">791</th><td>}</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><u>#endif	/* EFSYS_OPT_DIAG */</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><u>#<span data-ppcond="11">endif</span>	/* EFSYS_OPT_SIENA */</u></td></tr>
<tr><th id="796">796</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
