Analysis & Synthesis report for Processor
Sun Oct 18 13:05:39 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component
 13. Parameter Settings for User Entity Instance: Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component
 14. Port Connectivity Checks: "Control_Unit:Control_Unit1"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 18 13:05:39 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; TopRegisterWrapper                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; TopRegisterWrapper ; Processor          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; Control_Unit.v                   ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/Control_Unit.v              ;         ;
; define.v                         ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/define.v                    ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/ALU.v                       ;         ;
; BUS_MUX.v                        ; yes             ; User Wizard-Generated File   ; E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v                   ;         ;
; Module_Reg.v                     ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/Module_Reg.v                ;         ;
; Module_RegF.v                    ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v               ;         ;
; Module_RP_CP.v                   ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v              ;         ;
; Pointer_MUX.v                    ; yes             ; User Wizard-Generated File   ; E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v               ;         ;
; TopRegisterWrapper.v             ; yes             ; User Verilog HDL File        ; E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v        ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf    ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc   ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc   ;         ;
; db/mux_3tc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA/Github/FPGA-processor-design/Code/db/mux_3tc.tdf              ;         ;
; db/mux_hrc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA/Github/FPGA-processor-design/Code/db/mux_hrc.tdf              ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
;                                             ;                   ;
; Total combinational functions               ; 0                 ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 0                 ;
;     -- 3 input functions                    ; 0                 ;
;     -- <=2 input functions                  ; 0                 ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 0                 ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 0                 ;
;     -- Dedicated logic registers            ; 0                 ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 43                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; MEMCtrl[0]~output ;
; Maximum fan-out                             ; 1                 ;
; Total fan-out                               ; 43                ;
; Average fan-out                             ; 0.50              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name        ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
; |TopRegisterWrapper        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 43   ; 0            ; |TopRegisterWrapper ; TopRegisterWrapper ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; LPM_MUX      ; 19.1    ; N/A          ; N/A          ; |TopRegisterWrapper|BUS_MUX:BUS_MSelect         ; BUS_MUX.v       ;
; Altera ; LPM_MUX      ; 19.1    ; N/A          ; N/A          ; |TopRegisterWrapper|Pointer_MUX:Pointer_MSelect ; Pointer_MUX.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+---------------------------------------------+---------------------------------------------+
; Register name                               ; Reason for Removal                          ;
+---------------------------------------------+---------------------------------------------+
; Control_Unit:Control_Unit1|WRT_en[0..13]    ; Stuck at GND due to stuck port data_in      ;
; Control_Unit:Control_Unit1|RST_en[0..13]    ; Stuck at GND due to stuck port data_in      ;
; Control_Unit:Control_Unit1|INC_en[0..13]    ; Stuck at GND due to stuck port data_in      ;
; Control_Unit:Control_Unit1|MEMCtrl[0,1]     ; Stuck at GND due to stuck port data_in      ;
; Control_Unit:Control_Unit1|PCtrl[0,1]       ; Stuck at GND due to stuck port data_in      ;
; Control_Unit:Control_Unit1|Bus_Select[0..2] ; Stuck at GND due to stuck port data_in      ;
; Control_Unit:Control_Unit1|Bus_Select[3]    ; Stuck at VCC due to stuck port data_in      ;
; Control_Unit:Control_Unit1|ALU_OP[0..2]     ; Stuck at GND due to stuck port data_in      ;
; Module_RP_CP:CPreg|rbase                    ; Stuck at GND due to stuck port clock_enable ;
; Module_RP_CP:RPreg|rbase                    ; Stuck at GND due to stuck port clock_enable ;
; ALU:ALUAC|dout[0..7]                        ; Lost fanout                                 ;
; Module_Reg:MULRreg|dout[0..7]               ; Lost fanout                                 ;
; Module_Reg:WVreg|dout[0..7]                 ; Lost fanout                                 ;
; Module_Reg:MVreg|dout[0..7]                 ; Lost fanout                                 ;
; Module_RegF:MCreg|dout[0..7]                ; Lost fanout                                 ;
; Module_Reg:EOPCreg|dout[0..7]               ; Lost fanout                                 ;
; Module_RegF:CIDreg|dout[0..7]               ; Lost fanout                                 ;
; Module_Reg:STPreg|dout[0..7]                ; Lost fanout                                 ;
; Module_RP_CP:CPreg|dout[0..7]               ; Lost fanout                                 ;
; Module_RP_CP:RPreg|dout[0..7]               ; Lost fanout                                 ;
; Module_Reg:IRreg|dout[0..7]                 ; Lost fanout                                 ;
; Module_Reg:PCreg|dout[0..7]                 ; Merged with Module_Reg:ADDRreg|dout[0]      ;
; Module_Reg:GSPreg|dout[0..7]                ; Merged with Module_Reg:ADDRreg|dout[0]      ;
; Module_Reg:ADDRreg|dout[1..7]               ; Merged with Module_Reg:ADDRreg|dout[0]      ;
; Module_Reg:ADDRreg|dout[0]                  ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 167     ;                                             ;
+---------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Control_Unit:Control_Unit1|Bus_Select[1] ; Stuck at GND              ; ALU:ALUAC|dout[0], ALU:ALUAC|dout[1], ALU:ALUAC|dout[2], ALU:ALUAC|dout[3],          ;
;                                          ; due to stuck port data_in ; ALU:ALUAC|dout[4], ALU:ALUAC|dout[6], ALU:ALUAC|dout[7], Module_Reg:MULRreg|dout[0], ;
;                                          ;                           ; Module_Reg:MULRreg|dout[1], Module_Reg:MULRreg|dout[2], Module_Reg:MULRreg|dout[3],  ;
;                                          ;                           ; Module_Reg:MULRreg|dout[4], Module_Reg:MULRreg|dout[5], Module_Reg:MULRreg|dout[6],  ;
;                                          ;                           ; Module_Reg:MULRreg|dout[7], Module_RegF:MCreg|dout[0], Module_RegF:MCreg|dout[1],    ;
;                                          ;                           ; Module_RegF:MCreg|dout[2], Module_RegF:MCreg|dout[3], Module_RegF:MCreg|dout[4],     ;
;                                          ;                           ; Module_RegF:CIDreg|dout[0], Module_RegF:CIDreg|dout[1], Module_RegF:CIDreg|dout[2],  ;
;                                          ;                           ; Module_RegF:CIDreg|dout[3], Module_RegF:CIDreg|dout[4], Module_RegF:CIDreg|dout[5],  ;
;                                          ;                           ; Module_RegF:CIDreg|dout[6], Module_RegF:CIDreg|dout[7]                               ;
; Control_Unit:Control_Unit1|PCtrl[0]      ; Stuck at GND              ; Module_Reg:STPreg|dout[0], Module_Reg:STPreg|dout[1], Module_Reg:STPreg|dout[2],     ;
;                                          ; due to stuck port data_in ; Module_Reg:STPreg|dout[3], Module_Reg:STPreg|dout[4], Module_Reg:STPreg|dout[5],     ;
;                                          ;                           ; Module_Reg:STPreg|dout[6], Module_Reg:STPreg|dout[7], Module_RP_CP:RPreg|dout[0],    ;
;                                          ;                           ; Module_RP_CP:RPreg|dout[1], Module_RP_CP:RPreg|dout[2], Module_RP_CP:RPreg|dout[3],  ;
;                                          ;                           ; Module_RP_CP:RPreg|dout[4], Module_RP_CP:RPreg|dout[5], Module_RP_CP:RPreg|dout[6],  ;
;                                          ;                           ; Module_RP_CP:RPreg|dout[7]                                                           ;
; Control_Unit:Control_Unit1|Bus_Select[0] ; Stuck at GND              ; Module_RP_CP:CPreg|rbase, Module_RP_CP:RPreg|rbase, ALU:ALUAC|dout[5],               ;
;                                          ; due to stuck port data_in ; Module_Reg:WVreg|dout[5], Module_Reg:WVreg|dout[6], Module_Reg:WVreg|dout[7],        ;
;                                          ;                           ; Module_RegF:MCreg|dout[5], Module_RegF:MCreg|dout[6], Module_RegF:MCreg|dout[7],     ;
;                                          ;                           ; Module_Reg:EOPCreg|dout[5], Module_Reg:EOPCreg|dout[6], Module_Reg:EOPCreg|dout[7]   ;
; Control_Unit:Control_Unit1|WRT_en[7]     ; Stuck at GND              ; Module_Reg:MVreg|dout[0], Module_Reg:MVreg|dout[1], Module_Reg:MVreg|dout[2],        ;
;                                          ; due to stuck port data_in ; Module_Reg:MVreg|dout[3], Module_Reg:MVreg|dout[4], Module_Reg:MVreg|dout[5],        ;
;                                          ;                           ; Module_Reg:MVreg|dout[6], Module_Reg:MVreg|dout[7]                                   ;
; Control_Unit:Control_Unit1|WRT_en[0]     ; Stuck at GND              ; Module_Reg:IRreg|dout[0], Module_Reg:IRreg|dout[1], Module_Reg:IRreg|dout[2],        ;
;                                          ; due to stuck port data_in ; Module_Reg:IRreg|dout[3], Module_Reg:IRreg|dout[4], Module_Reg:IRreg|dout[5],        ;
;                                          ;                           ; Module_Reg:IRreg|dout[6], Module_Reg:IRreg|dout[7]                                   ;
; Control_Unit:Control_Unit1|PCtrl[1]      ; Stuck at GND              ; Module_RP_CP:CPreg|dout[0], Module_RP_CP:CPreg|dout[1], Module_RP_CP:CPreg|dout[2],  ;
;                                          ; due to stuck port data_in ; Module_RP_CP:CPreg|dout[3], Module_RP_CP:CPreg|dout[4], Module_RP_CP:CPreg|dout[5],  ;
;                                          ;                           ; Module_RP_CP:CPreg|dout[6], Module_RP_CP:CPreg|dout[7]                               ;
; Control_Unit:Control_Unit1|WRT_en[12]    ; Stuck at GND              ; Module_Reg:ADDRreg|dout[0]                                                           ;
;                                          ; due to stuck port data_in ;                                                                                      ;
+------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                               ;
+------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 8            ; Signed Integer                                     ;
; LPM_SIZE               ; 13           ; Signed Integer                                     ;
; LPM_WIDTHS             ; 4            ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0            ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_3tc      ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                            ;
+------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component ;
+------------------------+--------------+------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                       ;
+------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 8            ; Signed Integer                                             ;
; LPM_SIZE               ; 4            ; Signed Integer                                             ;
; LPM_WIDTHS             ; 2            ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_hrc      ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                    ;
+------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_Unit:Control_Unit1"                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; INC_en[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RST_en[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WRT_en[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Oct 18 13:05:28 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: E:/FPGA/Github/FPGA-processor-design/Code/Control_Unit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file iramv2.v
    Info (12023): Found entity 1: IRAMv2 File: E:/FPGA/Github/FPGA-processor-design/Code/IRAMv2.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: E:/FPGA/Github/FPGA-processor-design/Code/ALU.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: BUS_MUX File: E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file module_eopc.v
    Info (12023): Found entity 1: EOPC File: E:/FPGA/Github/FPGA-processor-design/Code/Module_EOPC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module_reg.v
    Info (12023): Found entity 1: Module_Reg File: E:/FPGA/Github/FPGA-processor-design/Code/Module_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module_regf.v
    Info (12023): Found entity 1: Module_RegF File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module_rp_cp.v
    Info (12023): Found entity 1: Module_RP_CP File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pointer_mux.v
    Info (12023): Found entity 1: Pointer_MUX File: E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file topregisterwrapper.v
    Info (12023): Found entity 1: TopRegisterWrapper File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 3
Info (12127): Elaborating entity "TopRegisterWrapper" for the top level hierarchy
Info (12128): Elaborating entity "Module_Reg" for hierarchy "Module_Reg:PCreg" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 26
Warning (10230): Verilog HDL assignment warning at Module_Reg.v(9): truncated value with size 32 to match size of target (8) File: E:/FPGA/Github/FPGA-processor-design/Code/Module_Reg.v Line: 9
Info (12128): Elaborating entity "Module_RP_CP" for hierarchy "Module_RP_CP:RPreg" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 53
Warning (10230): Verilog HDL assignment warning at Module_RP_CP.v(5): truncated value with size 8 to match size of target (1) File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v Line: 5
Warning (10230): Verilog HDL assignment warning at Module_RP_CP.v(10): truncated value with size 8 to match size of target (1) File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v Line: 10
Warning (10230): Verilog HDL assignment warning at Module_RP_CP.v(14): truncated value with size 32 to match size of target (8) File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RP_CP.v Line: 14
Info (12128): Elaborating entity "Module_RegF" for hierarchy "Module_RegF:CIDreg" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at Module_RegF.v(8): variable "din" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v Line: 8
Warning (10230): Verilog HDL assignment warning at Module_RegF.v(15): truncated value with size 32 to match size of target (8) File: E:/FPGA/Github/FPGA-processor-design/Code/Module_RegF.v Line: 15
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALUAC" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 152
Warning (10230): Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (8) File: E:/FPGA/Github/FPGA-processor-design/Code/ALU.v Line: 21
Info (12128): Elaborating entity "BUS_MUX" for hierarchy "BUS_MUX:BUS_MSelect" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 174
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component" File: E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v Line: 100
Info (12130): Elaborated megafunction instantiation "BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component" File: E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v Line: 100
Info (12133): Instantiated megafunction "BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component" with the following parameter: File: E:/FPGA/Github/FPGA-processor-design/Code/BUS_MUX.v Line: 100
    Info (12134): Parameter "lpm_size" = "13"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf
    Info (12023): Found entity 1: mux_3tc File: E:/FPGA/Github/FPGA-processor-design/Code/db/mux_3tc.tdf Line: 23
Info (12128): Elaborating entity "mux_3tc" for hierarchy "BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_3tc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Pointer_MUX" for hierarchy "Pointer_MUX:Pointer_MSelect" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 185
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component" File: E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v Line: 73
Info (12130): Elaborated megafunction instantiation "Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component" File: E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v Line: 73
Info (12133): Instantiated megafunction "Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component" with the following parameter: File: E:/FPGA/Github/FPGA-processor-design/Code/Pointer_MUX.v Line: 73
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf
    Info (12023): Found entity 1: mux_hrc File: E:/FPGA/Github/FPGA-processor-design/Code/db/mux_hrc.tdf Line: 23
Info (12128): Elaborating entity "mux_hrc" for hierarchy "Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_hrc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:Control_Unit1" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 200
Warning (10230): Verilog HDL assignment warning at Control_Unit.v(13): truncated value with size 8 to match size of target (1) File: E:/FPGA/Github/FPGA-processor-design/Code/Control_Unit.v Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "MEMCtrl[0]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 6
    Warning (13410): Pin "MEMCtrl[1]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 6
    Warning (13410): Pin "DAddress[0]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[1]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[2]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[3]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[4]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[5]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[6]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "DAddress[7]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[0]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[1]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[2]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[3]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[4]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[5]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[6]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "Ddout[7]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[0]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[1]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[2]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[3]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[4]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[5]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[6]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
    Warning (13410): Pin "IAddress[7]" is stuck at GND File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 7
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Ddin[0]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[1]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[2]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[3]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[4]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[5]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[6]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Ddin[7]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[0]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[1]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[2]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[3]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[4]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[5]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[6]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "Idin[7]" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 8
    Warning (15610): No output dependent on input pin "CLK" File: E:/FPGA/Github/FPGA-processor-design/Code/TopRegisterWrapper.v Line: 9
Info (21057): Implemented 43 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 26 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Sun Oct 18 13:05:39 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


