$date
	Thu Apr 11 21:25:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var reg 8 ! st_packed [7:0] $end
$var reg 8 " p_arr1 [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 "
b1011010 !
$end
#20
b1 "
#120
