$date
	Sat Oct 21 12:38:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_testbench $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module halv_Adder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1$
#2
0$
1#
#3
0!
1"
1$
