-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GIN_compute_one_graph_MLP_1_batch_nodes is
port (
    mlp_in_local_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local_ce0 : OUT STD_LOGIC;
    mlp_in_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local_we0 : OUT STD_LOGIC;
    mlp_in_local_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local_ce1 : OUT STD_LOGIC;
    mlp_in_local_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local_we1 : OUT STD_LOGIC;
    mlp_in_local1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local1_ce0 : OUT STD_LOGIC;
    mlp_in_local1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local1_we0 : OUT STD_LOGIC;
    mlp_in_local1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local1_ce1 : OUT STD_LOGIC;
    mlp_in_local1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local1_we1 : OUT STD_LOGIC;
    mlp_in_local2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local2_ce0 : OUT STD_LOGIC;
    mlp_in_local2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local2_we0 : OUT STD_LOGIC;
    mlp_in_local2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local2_ce1 : OUT STD_LOGIC;
    mlp_in_local2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local2_we1 : OUT STD_LOGIC;
    mlp_in_local3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local3_ce0 : OUT STD_LOGIC;
    mlp_in_local3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local3_we0 : OUT STD_LOGIC;
    mlp_in_local3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_in_local3_ce1 : OUT STD_LOGIC;
    mlp_in_local3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_in_local3_we1 : OUT STD_LOGIC;
    mlp_out_local : OUT STD_LOGIC_VECTOR (30 downto 0);
    mlp_out_local4 : OUT STD_LOGIC_VECTOR (30 downto 0);
    mlp_out_local5 : OUT STD_LOGIC_VECTOR (30 downto 0);
    mlp_out_local6 : OUT STD_LOGIC_VECTOR (30 downto 0);
    d_out : IN STD_LOGIC_VECTOR (9 downto 0);
    mlp_1_weights_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    mlp_1_weights_V_ce0 : OUT STD_LOGIC;
    mlp_1_weights_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_weights_V_we0 : OUT STD_LOGIC;
    mlp_1_weights_V_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    mlp_1_weights_V_ce1 : OUT STD_LOGIC;
    mlp_1_weights_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_weights_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_weights_V_we1 : OUT STD_LOGIC;
    mlp_1_bias_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_1_bias_V_ce0 : OUT STD_LOGIC;
    mlp_1_bias_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_bias_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_bias_V_we0 : OUT STD_LOGIC;
    mlp_1_bias_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    mlp_1_bias_V_ce1 : OUT STD_LOGIC;
    mlp_1_bias_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_bias_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mlp_1_bias_V_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    d_out_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    mlp_out_local_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    mlp_out_local4_ap_vld : OUT STD_LOGIC;
    mlp_out_local5_ap_vld : OUT STD_LOGIC;
    mlp_out_local6_ap_vld : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of GIN_compute_one_graph_MLP_1_batch_nodes is 
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal MLP_1_batch_nodes_entry59_U0_ap_start : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_ap_done : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_ap_continue : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_ap_idle : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_ap_ready : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_d_out_out_din : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_1_batch_nodes_entry59_U0_d_out_out_write : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_d_out_out1_din : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_1_batch_nodes_entry59_U0_d_out_out1_write : STD_LOGIC;
    signal load_mlp_weight_vector_U0_ap_start : STD_LOGIC;
    signal load_mlp_weight_vector_U0_ap_done : STD_LOGIC;
    signal load_mlp_weight_vector_U0_ap_continue : STD_LOGIC;
    signal load_mlp_weight_vector_U0_ap_idle : STD_LOGIC;
    signal load_mlp_weight_vector_U0_ap_ready : STD_LOGIC;
    signal load_mlp_weight_vector_U0_mlp_1_weight_vector_din : STD_LOGIC_VECTOR (31 downto 0);
    signal load_mlp_weight_vector_U0_mlp_1_weight_vector_write : STD_LOGIC;
    signal load_mlp_weight_vector_U0_d_out_read : STD_LOGIC;
    signal load_mlp_weight_vector_U0_mlp_1_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal load_mlp_weight_vector_U0_mlp_1_weights_V_ce0 : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_ap_start : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_ap_done : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_ap_continue : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_ap_idle : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_d_out_read : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_load_out_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_load_out_out_write : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_ce0 : STD_LOGIC;
    signal MLP_PE45_U0_ap_start : STD_LOGIC;
    signal MLP_PE45_U0_ap_done : STD_LOGIC;
    signal MLP_PE45_U0_ap_continue : STD_LOGIC;
    signal MLP_PE45_U0_ap_idle : STD_LOGIC;
    signal MLP_PE45_U0_ap_ready : STD_LOGIC;
    signal MLP_PE45_U0_mlp_in_local_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_PE45_U0_mlp_in_local_ce0 : STD_LOGIC;
    signal MLP_PE45_U0_mlp_1_weight_fifo_0_V_V_read : STD_LOGIC;
    signal MLP_PE45_U0_mlp_1_weight_fifo_1_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_PE45_U0_mlp_1_weight_fifo_1_V_V_write : STD_LOGIC;
    signal MLP_PE45_U0_mlp_1_bias_V_load_loc_read : STD_LOGIC;
    signal MLP_PE45_U0_mlp_out_local : STD_LOGIC_VECTOR (30 downto 0);
    signal MLP_PE45_U0_mlp_out_local_ap_vld : STD_LOGIC;
    signal MLP_PE45_U0_mlp_1_bias_V_load_loc_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_PE45_U0_mlp_1_bias_V_load_loc_out_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal MLP_PE_146_U0_ap_start : STD_LOGIC;
    signal MLP_PE_146_U0_ap_done : STD_LOGIC;
    signal MLP_PE_146_U0_ap_continue : STD_LOGIC;
    signal MLP_PE_146_U0_ap_idle : STD_LOGIC;
    signal MLP_PE_146_U0_ap_ready : STD_LOGIC;
    signal MLP_PE_146_U0_mlp_in_local1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_PE_146_U0_mlp_in_local1_ce0 : STD_LOGIC;
    signal MLP_PE_146_U0_mlp_1_weight_fifo_1_V_V_read : STD_LOGIC;
    signal MLP_PE_146_U0_mlp_1_weight_fifo_2_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_PE_146_U0_mlp_1_weight_fifo_2_V_V_write : STD_LOGIC;
    signal MLP_PE_146_U0_mlp_1_bias_V_load_loc_read : STD_LOGIC;
    signal MLP_PE_146_U0_mlp_out_local4 : STD_LOGIC_VECTOR (30 downto 0);
    signal MLP_PE_146_U0_mlp_out_local4_ap_vld : STD_LOGIC;
    signal MLP_PE_146_U0_mlp_1_bias_V_load_loc_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_PE_146_U0_mlp_1_bias_V_load_loc_out_write : STD_LOGIC;
    signal MLP_PE_147_U0_ap_start : STD_LOGIC;
    signal MLP_PE_147_U0_ap_done : STD_LOGIC;
    signal MLP_PE_147_U0_ap_continue : STD_LOGIC;
    signal MLP_PE_147_U0_ap_idle : STD_LOGIC;
    signal MLP_PE_147_U0_ap_ready : STD_LOGIC;
    signal MLP_PE_147_U0_mlp_in_local2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_PE_147_U0_mlp_in_local2_ce0 : STD_LOGIC;
    signal MLP_PE_147_U0_mlp_1_weight_fifo_2_V_V_read : STD_LOGIC;
    signal MLP_PE_147_U0_mlp_1_weight_fifo_3_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_PE_147_U0_mlp_1_weight_fifo_3_V_V_write : STD_LOGIC;
    signal MLP_PE_147_U0_mlp_1_bias_V_load_loc_read : STD_LOGIC;
    signal MLP_PE_147_U0_mlp_out_local5 : STD_LOGIC_VECTOR (30 downto 0);
    signal MLP_PE_147_U0_mlp_out_local5_ap_vld : STD_LOGIC;
    signal MLP_PE_147_U0_mlp_1_bias_V_load_loc_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal MLP_PE_147_U0_mlp_1_bias_V_load_loc_out_write : STD_LOGIC;
    signal MLP_PE_148_U0_ap_start : STD_LOGIC;
    signal MLP_PE_148_U0_ap_done : STD_LOGIC;
    signal MLP_PE_148_U0_ap_continue : STD_LOGIC;
    signal MLP_PE_148_U0_ap_idle : STD_LOGIC;
    signal MLP_PE_148_U0_ap_ready : STD_LOGIC;
    signal MLP_PE_148_U0_mlp_in_local3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MLP_PE_148_U0_mlp_in_local3_ce0 : STD_LOGIC;
    signal MLP_PE_148_U0_mlp_1_weight_fifo_3_V_V_read : STD_LOGIC;
    signal MLP_PE_148_U0_mlp_1_bias_V_load_loc_read : STD_LOGIC;
    signal MLP_PE_148_U0_mlp_out_local6 : STD_LOGIC_VECTOR (30 downto 0);
    signal MLP_PE_148_U0_mlp_out_local6_ap_vld : STD_LOGIC;
    signal d_out_c_full_n : STD_LOGIC;
    signal d_out_c_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal d_out_c_empty_n : STD_LOGIC;
    signal d_out_c14_full_n : STD_LOGIC;
    signal d_out_c14_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal d_out_c14_empty_n : STD_LOGIC;
    signal mlp_1_weight_fifo_0_V_V_full_n : STD_LOGIC;
    signal mlp_1_weight_fifo_0_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_weight_fifo_0_V_V_empty_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c_full_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_bias_V_load_loc_c_empty_n : STD_LOGIC;
    signal mlp_1_weight_fifo_1_V_V_full_n : STD_LOGIC;
    signal mlp_1_weight_fifo_1_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_weight_fifo_1_V_V_empty_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c15_full_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_bias_V_load_loc_c15_empty_n : STD_LOGIC;
    signal mlp_1_weight_fifo_2_V_V_full_n : STD_LOGIC;
    signal mlp_1_weight_fifo_2_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_weight_fifo_2_V_V_empty_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c16_full_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c16_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_bias_V_load_loc_c16_empty_n : STD_LOGIC;
    signal mlp_1_weight_fifo_3_V_V_full_n : STD_LOGIC;
    signal mlp_1_weight_fifo_3_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_weight_fifo_3_V_V_empty_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c17_full_n : STD_LOGIC;
    signal mlp_1_bias_V_load_loc_c17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_bias_V_load_loc_c17_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_MLP_1_batch_nodes_entry59_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_load_mlp_weight_vector_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_load_mlp_weight_vector_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_MLP_PE45_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_MLP_PE45_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_MLP_PE_146_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_MLP_PE_146_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_MLP_PE_147_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_MLP_PE_147_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_MLP_PE_148_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_MLP_PE_148_U0_ap_ready : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_start_full_n : STD_LOGIC;
    signal MLP_1_batch_nodes_entry59_U0_start_write : STD_LOGIC;
    signal load_mlp_weight_vector_U0_start_full_n : STD_LOGIC;
    signal load_mlp_weight_vector_U0_start_write : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_start_full_n : STD_LOGIC;
    signal MLP_1_batch_nodes_Block_split13_proc_U0_start_write : STD_LOGIC;
    signal MLP_PE45_U0_start_full_n : STD_LOGIC;
    signal MLP_PE45_U0_start_write : STD_LOGIC;
    signal MLP_PE_146_U0_start_full_n : STD_LOGIC;
    signal MLP_PE_146_U0_start_write : STD_LOGIC;
    signal MLP_PE_147_U0_start_full_n : STD_LOGIC;
    signal MLP_PE_147_U0_start_write : STD_LOGIC;
    signal MLP_PE_148_U0_start_full_n : STD_LOGIC;
    signal MLP_PE_148_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GIN_compute_one_graph_MLP_1_batch_nodes_entry59 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_out : IN STD_LOGIC_VECTOR (9 downto 0);
        d_out_out_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        d_out_out_full_n : IN STD_LOGIC;
        d_out_out_write : OUT STD_LOGIC;
        d_out_out1_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        d_out_out1_full_n : IN STD_LOGIC;
        d_out_out1_write : OUT STD_LOGIC );
    end component;


    component GIN_compute_one_graph_load_mlp_weight_vector IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mlp_1_weight_vector_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_vector_full_n : IN STD_LOGIC;
        mlp_1_weight_vector_write : OUT STD_LOGIC;
        d_out_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        d_out_empty_n : IN STD_LOGIC;
        d_out_read : OUT STD_LOGIC;
        mlp_1_weights_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        mlp_1_weights_V_ce0 : OUT STD_LOGIC;
        mlp_1_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_MLP_1_batch_nodes_Block_split13_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_out_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        d_out_empty_n : IN STD_LOGIC;
        d_out_read : OUT STD_LOGIC;
        mlp_1_bias_V_load_out_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_out_out_full_n : IN STD_LOGIC;
        mlp_1_bias_V_load_out_out_write : OUT STD_LOGIC;
        mlp_1_bias_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_1_bias_V_ce0 : OUT STD_LOGIC;
        mlp_1_bias_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_MLP_PE45 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mlp_in_local_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_in_local_ce0 : OUT STD_LOGIC;
        mlp_in_local_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_0_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_0_V_V_empty_n : IN STD_LOGIC;
        mlp_1_weight_fifo_0_V_V_read : OUT STD_LOGIC;
        mlp_1_weight_fifo_1_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_1_V_V_full_n : IN STD_LOGIC;
        mlp_1_weight_fifo_1_V_V_write : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_empty_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_read : OUT STD_LOGIC;
        mlp_out_local : OUT STD_LOGIC_VECTOR (30 downto 0);
        mlp_out_local_ap_vld : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_out_full_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_out_write : OUT STD_LOGIC );
    end component;


    component GIN_compute_one_graph_MLP_PE_146 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mlp_in_local1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_in_local1_ce0 : OUT STD_LOGIC;
        mlp_in_local1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_1_V_V_empty_n : IN STD_LOGIC;
        mlp_1_weight_fifo_1_V_V_read : OUT STD_LOGIC;
        mlp_1_weight_fifo_2_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_2_V_V_full_n : IN STD_LOGIC;
        mlp_1_weight_fifo_2_V_V_write : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_empty_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_read : OUT STD_LOGIC;
        mlp_out_local4 : OUT STD_LOGIC_VECTOR (30 downto 0);
        mlp_out_local4_ap_vld : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_out_full_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_out_write : OUT STD_LOGIC );
    end component;


    component GIN_compute_one_graph_MLP_PE_147 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mlp_in_local2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_in_local2_ce0 : OUT STD_LOGIC;
        mlp_in_local2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_2_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_2_V_V_empty_n : IN STD_LOGIC;
        mlp_1_weight_fifo_2_V_V_read : OUT STD_LOGIC;
        mlp_1_weight_fifo_3_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_3_V_V_full_n : IN STD_LOGIC;
        mlp_1_weight_fifo_3_V_V_write : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_empty_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_read : OUT STD_LOGIC;
        mlp_out_local5 : OUT STD_LOGIC_VECTOR (30 downto 0);
        mlp_out_local5_ap_vld : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_out_full_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_out_write : OUT STD_LOGIC );
    end component;


    component GIN_compute_one_graph_MLP_PE_148 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mlp_in_local3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_in_local3_ce0 : OUT STD_LOGIC;
        mlp_in_local3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_3_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weight_fifo_3_V_V_empty_n : IN STD_LOGIC;
        mlp_1_weight_fifo_3_V_V_read : OUT STD_LOGIC;
        mlp_1_bias_V_load_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_load_loc_empty_n : IN STD_LOGIC;
        mlp_1_bias_V_load_loc_read : OUT STD_LOGIC;
        mlp_out_local6 : OUT STD_LOGIC_VECTOR (30 downto 0);
        mlp_out_local6_ap_vld : OUT STD_LOGIC );
    end component;


    component GIN_compute_one_graph_fifo_w10_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GIN_compute_one_graph_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    MLP_1_batch_nodes_entry59_U0 : component GIN_compute_one_graph_MLP_1_batch_nodes_entry59
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MLP_1_batch_nodes_entry59_U0_ap_start,
        ap_done => MLP_1_batch_nodes_entry59_U0_ap_done,
        ap_continue => MLP_1_batch_nodes_entry59_U0_ap_continue,
        ap_idle => MLP_1_batch_nodes_entry59_U0_ap_idle,
        ap_ready => MLP_1_batch_nodes_entry59_U0_ap_ready,
        d_out => d_out,
        d_out_out_din => MLP_1_batch_nodes_entry59_U0_d_out_out_din,
        d_out_out_full_n => d_out_c_full_n,
        d_out_out_write => MLP_1_batch_nodes_entry59_U0_d_out_out_write,
        d_out_out1_din => MLP_1_batch_nodes_entry59_U0_d_out_out1_din,
        d_out_out1_full_n => d_out_c14_full_n,
        d_out_out1_write => MLP_1_batch_nodes_entry59_U0_d_out_out1_write);

    load_mlp_weight_vector_U0 : component GIN_compute_one_graph_load_mlp_weight_vector
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => load_mlp_weight_vector_U0_ap_start,
        ap_done => load_mlp_weight_vector_U0_ap_done,
        ap_continue => load_mlp_weight_vector_U0_ap_continue,
        ap_idle => load_mlp_weight_vector_U0_ap_idle,
        ap_ready => load_mlp_weight_vector_U0_ap_ready,
        mlp_1_weight_vector_din => load_mlp_weight_vector_U0_mlp_1_weight_vector_din,
        mlp_1_weight_vector_full_n => mlp_1_weight_fifo_0_V_V_full_n,
        mlp_1_weight_vector_write => load_mlp_weight_vector_U0_mlp_1_weight_vector_write,
        d_out_dout => d_out_c_dout,
        d_out_empty_n => d_out_c_empty_n,
        d_out_read => load_mlp_weight_vector_U0_d_out_read,
        mlp_1_weights_V_address0 => load_mlp_weight_vector_U0_mlp_1_weights_V_address0,
        mlp_1_weights_V_ce0 => load_mlp_weight_vector_U0_mlp_1_weights_V_ce0,
        mlp_1_weights_V_q0 => mlp_1_weights_V_q0);

    MLP_1_batch_nodes_Block_split13_proc_U0 : component GIN_compute_one_graph_MLP_1_batch_nodes_Block_split13_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MLP_1_batch_nodes_Block_split13_proc_U0_ap_start,
        ap_done => MLP_1_batch_nodes_Block_split13_proc_U0_ap_done,
        ap_continue => MLP_1_batch_nodes_Block_split13_proc_U0_ap_continue,
        ap_idle => MLP_1_batch_nodes_Block_split13_proc_U0_ap_idle,
        ap_ready => MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready,
        d_out_dout => d_out_c14_dout,
        d_out_empty_n => d_out_c14_empty_n,
        d_out_read => MLP_1_batch_nodes_Block_split13_proc_U0_d_out_read,
        mlp_1_bias_V_load_out_out_din => MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_load_out_out_din,
        mlp_1_bias_V_load_out_out_full_n => mlp_1_bias_V_load_loc_c_full_n,
        mlp_1_bias_V_load_out_out_write => MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_load_out_out_write,
        mlp_1_bias_V_address0 => MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_address0,
        mlp_1_bias_V_ce0 => MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_ce0,
        mlp_1_bias_V_q0 => mlp_1_bias_V_q0);

    MLP_PE45_U0 : component GIN_compute_one_graph_MLP_PE45
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MLP_PE45_U0_ap_start,
        ap_done => MLP_PE45_U0_ap_done,
        ap_continue => MLP_PE45_U0_ap_continue,
        ap_idle => MLP_PE45_U0_ap_idle,
        ap_ready => MLP_PE45_U0_ap_ready,
        mlp_in_local_address0 => MLP_PE45_U0_mlp_in_local_address0,
        mlp_in_local_ce0 => MLP_PE45_U0_mlp_in_local_ce0,
        mlp_in_local_q0 => mlp_in_local_q0,
        mlp_1_weight_fifo_0_V_V_dout => mlp_1_weight_fifo_0_V_V_dout,
        mlp_1_weight_fifo_0_V_V_empty_n => mlp_1_weight_fifo_0_V_V_empty_n,
        mlp_1_weight_fifo_0_V_V_read => MLP_PE45_U0_mlp_1_weight_fifo_0_V_V_read,
        mlp_1_weight_fifo_1_V_V_din => MLP_PE45_U0_mlp_1_weight_fifo_1_V_V_din,
        mlp_1_weight_fifo_1_V_V_full_n => mlp_1_weight_fifo_1_V_V_full_n,
        mlp_1_weight_fifo_1_V_V_write => MLP_PE45_U0_mlp_1_weight_fifo_1_V_V_write,
        mlp_1_bias_V_load_loc_dout => mlp_1_bias_V_load_loc_c_dout,
        mlp_1_bias_V_load_loc_empty_n => mlp_1_bias_V_load_loc_c_empty_n,
        mlp_1_bias_V_load_loc_read => MLP_PE45_U0_mlp_1_bias_V_load_loc_read,
        mlp_out_local => MLP_PE45_U0_mlp_out_local,
        mlp_out_local_ap_vld => MLP_PE45_U0_mlp_out_local_ap_vld,
        mlp_1_bias_V_load_loc_out_din => MLP_PE45_U0_mlp_1_bias_V_load_loc_out_din,
        mlp_1_bias_V_load_loc_out_full_n => mlp_1_bias_V_load_loc_c15_full_n,
        mlp_1_bias_V_load_loc_out_write => MLP_PE45_U0_mlp_1_bias_V_load_loc_out_write);

    MLP_PE_146_U0 : component GIN_compute_one_graph_MLP_PE_146
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MLP_PE_146_U0_ap_start,
        ap_done => MLP_PE_146_U0_ap_done,
        ap_continue => MLP_PE_146_U0_ap_continue,
        ap_idle => MLP_PE_146_U0_ap_idle,
        ap_ready => MLP_PE_146_U0_ap_ready,
        mlp_in_local1_address0 => MLP_PE_146_U0_mlp_in_local1_address0,
        mlp_in_local1_ce0 => MLP_PE_146_U0_mlp_in_local1_ce0,
        mlp_in_local1_q0 => mlp_in_local1_q0,
        mlp_1_weight_fifo_1_V_V_dout => mlp_1_weight_fifo_1_V_V_dout,
        mlp_1_weight_fifo_1_V_V_empty_n => mlp_1_weight_fifo_1_V_V_empty_n,
        mlp_1_weight_fifo_1_V_V_read => MLP_PE_146_U0_mlp_1_weight_fifo_1_V_V_read,
        mlp_1_weight_fifo_2_V_V_din => MLP_PE_146_U0_mlp_1_weight_fifo_2_V_V_din,
        mlp_1_weight_fifo_2_V_V_full_n => mlp_1_weight_fifo_2_V_V_full_n,
        mlp_1_weight_fifo_2_V_V_write => MLP_PE_146_U0_mlp_1_weight_fifo_2_V_V_write,
        mlp_1_bias_V_load_loc_dout => mlp_1_bias_V_load_loc_c15_dout,
        mlp_1_bias_V_load_loc_empty_n => mlp_1_bias_V_load_loc_c15_empty_n,
        mlp_1_bias_V_load_loc_read => MLP_PE_146_U0_mlp_1_bias_V_load_loc_read,
        mlp_out_local4 => MLP_PE_146_U0_mlp_out_local4,
        mlp_out_local4_ap_vld => MLP_PE_146_U0_mlp_out_local4_ap_vld,
        mlp_1_bias_V_load_loc_out_din => MLP_PE_146_U0_mlp_1_bias_V_load_loc_out_din,
        mlp_1_bias_V_load_loc_out_full_n => mlp_1_bias_V_load_loc_c16_full_n,
        mlp_1_bias_V_load_loc_out_write => MLP_PE_146_U0_mlp_1_bias_V_load_loc_out_write);

    MLP_PE_147_U0 : component GIN_compute_one_graph_MLP_PE_147
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MLP_PE_147_U0_ap_start,
        ap_done => MLP_PE_147_U0_ap_done,
        ap_continue => MLP_PE_147_U0_ap_continue,
        ap_idle => MLP_PE_147_U0_ap_idle,
        ap_ready => MLP_PE_147_U0_ap_ready,
        mlp_in_local2_address0 => MLP_PE_147_U0_mlp_in_local2_address0,
        mlp_in_local2_ce0 => MLP_PE_147_U0_mlp_in_local2_ce0,
        mlp_in_local2_q0 => mlp_in_local2_q0,
        mlp_1_weight_fifo_2_V_V_dout => mlp_1_weight_fifo_2_V_V_dout,
        mlp_1_weight_fifo_2_V_V_empty_n => mlp_1_weight_fifo_2_V_V_empty_n,
        mlp_1_weight_fifo_2_V_V_read => MLP_PE_147_U0_mlp_1_weight_fifo_2_V_V_read,
        mlp_1_weight_fifo_3_V_V_din => MLP_PE_147_U0_mlp_1_weight_fifo_3_V_V_din,
        mlp_1_weight_fifo_3_V_V_full_n => mlp_1_weight_fifo_3_V_V_full_n,
        mlp_1_weight_fifo_3_V_V_write => MLP_PE_147_U0_mlp_1_weight_fifo_3_V_V_write,
        mlp_1_bias_V_load_loc_dout => mlp_1_bias_V_load_loc_c16_dout,
        mlp_1_bias_V_load_loc_empty_n => mlp_1_bias_V_load_loc_c16_empty_n,
        mlp_1_bias_V_load_loc_read => MLP_PE_147_U0_mlp_1_bias_V_load_loc_read,
        mlp_out_local5 => MLP_PE_147_U0_mlp_out_local5,
        mlp_out_local5_ap_vld => MLP_PE_147_U0_mlp_out_local5_ap_vld,
        mlp_1_bias_V_load_loc_out_din => MLP_PE_147_U0_mlp_1_bias_V_load_loc_out_din,
        mlp_1_bias_V_load_loc_out_full_n => mlp_1_bias_V_load_loc_c17_full_n,
        mlp_1_bias_V_load_loc_out_write => MLP_PE_147_U0_mlp_1_bias_V_load_loc_out_write);

    MLP_PE_148_U0 : component GIN_compute_one_graph_MLP_PE_148
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MLP_PE_148_U0_ap_start,
        ap_done => MLP_PE_148_U0_ap_done,
        ap_continue => MLP_PE_148_U0_ap_continue,
        ap_idle => MLP_PE_148_U0_ap_idle,
        ap_ready => MLP_PE_148_U0_ap_ready,
        mlp_in_local3_address0 => MLP_PE_148_U0_mlp_in_local3_address0,
        mlp_in_local3_ce0 => MLP_PE_148_U0_mlp_in_local3_ce0,
        mlp_in_local3_q0 => mlp_in_local3_q0,
        mlp_1_weight_fifo_3_V_V_dout => mlp_1_weight_fifo_3_V_V_dout,
        mlp_1_weight_fifo_3_V_V_empty_n => mlp_1_weight_fifo_3_V_V_empty_n,
        mlp_1_weight_fifo_3_V_V_read => MLP_PE_148_U0_mlp_1_weight_fifo_3_V_V_read,
        mlp_1_bias_V_load_loc_dout => mlp_1_bias_V_load_loc_c17_dout,
        mlp_1_bias_V_load_loc_empty_n => mlp_1_bias_V_load_loc_c17_empty_n,
        mlp_1_bias_V_load_loc_read => MLP_PE_148_U0_mlp_1_bias_V_load_loc_read,
        mlp_out_local6 => MLP_PE_148_U0_mlp_out_local6,
        mlp_out_local6_ap_vld => MLP_PE_148_U0_mlp_out_local6_ap_vld);

    d_out_c_U : component GIN_compute_one_graph_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_1_batch_nodes_entry59_U0_d_out_out_din,
        if_full_n => d_out_c_full_n,
        if_write => MLP_1_batch_nodes_entry59_U0_d_out_out_write,
        if_dout => d_out_c_dout,
        if_empty_n => d_out_c_empty_n,
        if_read => load_mlp_weight_vector_U0_d_out_read);

    d_out_c14_U : component GIN_compute_one_graph_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_1_batch_nodes_entry59_U0_d_out_out1_din,
        if_full_n => d_out_c14_full_n,
        if_write => MLP_1_batch_nodes_entry59_U0_d_out_out1_write,
        if_dout => d_out_c14_dout,
        if_empty_n => d_out_c14_empty_n,
        if_read => MLP_1_batch_nodes_Block_split13_proc_U0_d_out_read);

    mlp_1_weight_fifo_0_V_V_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => load_mlp_weight_vector_U0_mlp_1_weight_vector_din,
        if_full_n => mlp_1_weight_fifo_0_V_V_full_n,
        if_write => load_mlp_weight_vector_U0_mlp_1_weight_vector_write,
        if_dout => mlp_1_weight_fifo_0_V_V_dout,
        if_empty_n => mlp_1_weight_fifo_0_V_V_empty_n,
        if_read => MLP_PE45_U0_mlp_1_weight_fifo_0_V_V_read);

    mlp_1_bias_V_load_loc_c_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_load_out_out_din,
        if_full_n => mlp_1_bias_V_load_loc_c_full_n,
        if_write => MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_load_out_out_write,
        if_dout => mlp_1_bias_V_load_loc_c_dout,
        if_empty_n => mlp_1_bias_V_load_loc_c_empty_n,
        if_read => MLP_PE45_U0_mlp_1_bias_V_load_loc_read);

    mlp_1_weight_fifo_1_V_V_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_PE45_U0_mlp_1_weight_fifo_1_V_V_din,
        if_full_n => mlp_1_weight_fifo_1_V_V_full_n,
        if_write => MLP_PE45_U0_mlp_1_weight_fifo_1_V_V_write,
        if_dout => mlp_1_weight_fifo_1_V_V_dout,
        if_empty_n => mlp_1_weight_fifo_1_V_V_empty_n,
        if_read => MLP_PE_146_U0_mlp_1_weight_fifo_1_V_V_read);

    mlp_1_bias_V_load_loc_c15_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_PE45_U0_mlp_1_bias_V_load_loc_out_din,
        if_full_n => mlp_1_bias_V_load_loc_c15_full_n,
        if_write => MLP_PE45_U0_mlp_1_bias_V_load_loc_out_write,
        if_dout => mlp_1_bias_V_load_loc_c15_dout,
        if_empty_n => mlp_1_bias_V_load_loc_c15_empty_n,
        if_read => MLP_PE_146_U0_mlp_1_bias_V_load_loc_read);

    mlp_1_weight_fifo_2_V_V_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_PE_146_U0_mlp_1_weight_fifo_2_V_V_din,
        if_full_n => mlp_1_weight_fifo_2_V_V_full_n,
        if_write => MLP_PE_146_U0_mlp_1_weight_fifo_2_V_V_write,
        if_dout => mlp_1_weight_fifo_2_V_V_dout,
        if_empty_n => mlp_1_weight_fifo_2_V_V_empty_n,
        if_read => MLP_PE_147_U0_mlp_1_weight_fifo_2_V_V_read);

    mlp_1_bias_V_load_loc_c16_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_PE_146_U0_mlp_1_bias_V_load_loc_out_din,
        if_full_n => mlp_1_bias_V_load_loc_c16_full_n,
        if_write => MLP_PE_146_U0_mlp_1_bias_V_load_loc_out_write,
        if_dout => mlp_1_bias_V_load_loc_c16_dout,
        if_empty_n => mlp_1_bias_V_load_loc_c16_empty_n,
        if_read => MLP_PE_147_U0_mlp_1_bias_V_load_loc_read);

    mlp_1_weight_fifo_3_V_V_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_PE_147_U0_mlp_1_weight_fifo_3_V_V_din,
        if_full_n => mlp_1_weight_fifo_3_V_V_full_n,
        if_write => MLP_PE_147_U0_mlp_1_weight_fifo_3_V_V_write,
        if_dout => mlp_1_weight_fifo_3_V_V_dout,
        if_empty_n => mlp_1_weight_fifo_3_V_V_empty_n,
        if_read => MLP_PE_148_U0_mlp_1_weight_fifo_3_V_V_read);

    mlp_1_bias_V_load_loc_c17_U : component GIN_compute_one_graph_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MLP_PE_147_U0_mlp_1_bias_V_load_loc_out_din,
        if_full_n => mlp_1_bias_V_load_loc_c17_full_n,
        if_write => MLP_PE_147_U0_mlp_1_bias_V_load_loc_out_write,
        if_dout => mlp_1_bias_V_load_loc_c17_dout,
        if_empty_n => mlp_1_bias_V_load_loc_c17_empty_n,
        if_read => MLP_PE_148_U0_mlp_1_bias_V_load_loc_read);





    ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready <= ap_sync_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready <= ap_sync_MLP_1_batch_nodes_entry59_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_MLP_PE45_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_MLP_PE45_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_MLP_PE45_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_MLP_PE45_U0_ap_ready <= ap_sync_MLP_PE45_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_MLP_PE_146_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_MLP_PE_146_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_MLP_PE_146_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_MLP_PE_146_U0_ap_ready <= ap_sync_MLP_PE_146_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_MLP_PE_147_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_MLP_PE_147_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_MLP_PE_147_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_MLP_PE_147_U0_ap_ready <= ap_sync_MLP_PE_147_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_MLP_PE_148_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_MLP_PE_148_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_MLP_PE_148_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_MLP_PE_148_U0_ap_ready <= ap_sync_MLP_PE_148_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_load_mlp_weight_vector_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_load_mlp_weight_vector_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_load_mlp_weight_vector_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_load_mlp_weight_vector_U0_ap_ready <= ap_sync_load_mlp_weight_vector_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    MLP_1_batch_nodes_Block_split13_proc_U0_ap_continue <= ap_const_logic_1;
    MLP_1_batch_nodes_Block_split13_proc_U0_ap_start <= ((ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MLP_1_batch_nodes_Block_split13_proc_U0_start_full_n <= ap_const_logic_1;
    MLP_1_batch_nodes_Block_split13_proc_U0_start_write <= ap_const_logic_0;
    MLP_1_batch_nodes_entry59_U0_ap_continue <= ap_const_logic_1;
    MLP_1_batch_nodes_entry59_U0_ap_start <= ((ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MLP_1_batch_nodes_entry59_U0_start_full_n <= ap_const_logic_1;
    MLP_1_batch_nodes_entry59_U0_start_write <= ap_const_logic_0;
    MLP_PE45_U0_ap_continue <= ap_sync_continue;
    MLP_PE45_U0_ap_start <= ((ap_sync_reg_MLP_PE45_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MLP_PE45_U0_start_full_n <= ap_const_logic_1;
    MLP_PE45_U0_start_write <= ap_const_logic_0;
    MLP_PE_146_U0_ap_continue <= ap_sync_continue;
    MLP_PE_146_U0_ap_start <= ((ap_sync_reg_MLP_PE_146_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MLP_PE_146_U0_start_full_n <= ap_const_logic_1;
    MLP_PE_146_U0_start_write <= ap_const_logic_0;
    MLP_PE_147_U0_ap_continue <= ap_sync_continue;
    MLP_PE_147_U0_ap_start <= ((ap_sync_reg_MLP_PE_147_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MLP_PE_147_U0_start_full_n <= ap_const_logic_1;
    MLP_PE_147_U0_start_write <= ap_const_logic_0;
    MLP_PE_148_U0_ap_continue <= ap_sync_continue;
    MLP_PE_148_U0_ap_start <= ((ap_sync_reg_MLP_PE_148_U0_ap_ready xor ap_const_logic_1) and ap_start);
    MLP_PE_148_U0_start_full_n <= ap_const_logic_1;
    MLP_PE_148_U0_start_write <= ap_const_logic_0;
    ap_done <= ap_sync_done;
    ap_idle <= (load_mlp_weight_vector_U0_ap_idle and MLP_PE_148_U0_ap_idle and MLP_PE_147_U0_ap_idle and MLP_PE_146_U0_ap_idle and MLP_PE45_U0_ap_idle and MLP_1_batch_nodes_entry59_U0_ap_idle and MLP_1_batch_nodes_Block_split13_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready <= (ap_sync_reg_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready or MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready);
    ap_sync_MLP_1_batch_nodes_entry59_U0_ap_ready <= (ap_sync_reg_MLP_1_batch_nodes_entry59_U0_ap_ready or MLP_1_batch_nodes_entry59_U0_ap_ready);
    ap_sync_MLP_PE45_U0_ap_ready <= (ap_sync_reg_MLP_PE45_U0_ap_ready or MLP_PE45_U0_ap_ready);
    ap_sync_MLP_PE_146_U0_ap_ready <= (ap_sync_reg_MLP_PE_146_U0_ap_ready or MLP_PE_146_U0_ap_ready);
    ap_sync_MLP_PE_147_U0_ap_ready <= (ap_sync_reg_MLP_PE_147_U0_ap_ready or MLP_PE_147_U0_ap_ready);
    ap_sync_MLP_PE_148_U0_ap_ready <= (ap_sync_reg_MLP_PE_148_U0_ap_ready or MLP_PE_148_U0_ap_ready);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (MLP_PE_148_U0_ap_done and MLP_PE_147_U0_ap_done and MLP_PE_146_U0_ap_done and MLP_PE45_U0_ap_done);
    ap_sync_load_mlp_weight_vector_U0_ap_ready <= (load_mlp_weight_vector_U0_ap_ready or ap_sync_reg_load_mlp_weight_vector_U0_ap_ready);
    ap_sync_ready <= (ap_sync_load_mlp_weight_vector_U0_ap_ready and ap_sync_MLP_PE_148_U0_ap_ready and ap_sync_MLP_PE_147_U0_ap_ready and ap_sync_MLP_PE_146_U0_ap_ready and ap_sync_MLP_PE45_U0_ap_ready and ap_sync_MLP_1_batch_nodes_entry59_U0_ap_ready and ap_sync_MLP_1_batch_nodes_Block_split13_proc_U0_ap_ready);
    load_mlp_weight_vector_U0_ap_continue <= ap_const_logic_1;
    load_mlp_weight_vector_U0_ap_start <= ((ap_sync_reg_load_mlp_weight_vector_U0_ap_ready xor ap_const_logic_1) and ap_start);
    load_mlp_weight_vector_U0_start_full_n <= ap_const_logic_1;
    load_mlp_weight_vector_U0_start_write <= ap_const_logic_0;
    mlp_1_bias_V_address0 <= MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_address0;
    mlp_1_bias_V_address1 <= ap_const_lv10_0;
    mlp_1_bias_V_ce0 <= MLP_1_batch_nodes_Block_split13_proc_U0_mlp_1_bias_V_ce0;
    mlp_1_bias_V_ce1 <= ap_const_logic_0;
    mlp_1_bias_V_d0 <= ap_const_lv32_0;
    mlp_1_bias_V_d1 <= ap_const_lv32_0;
    mlp_1_bias_V_we0 <= ap_const_logic_0;
    mlp_1_bias_V_we1 <= ap_const_logic_0;
    mlp_1_weights_V_address0 <= load_mlp_weight_vector_U0_mlp_1_weights_V_address0;
    mlp_1_weights_V_address1 <= ap_const_lv18_0;
    mlp_1_weights_V_ce0 <= load_mlp_weight_vector_U0_mlp_1_weights_V_ce0;
    mlp_1_weights_V_ce1 <= ap_const_logic_0;
    mlp_1_weights_V_d0 <= ap_const_lv32_0;
    mlp_1_weights_V_d1 <= ap_const_lv32_0;
    mlp_1_weights_V_we0 <= ap_const_logic_0;
    mlp_1_weights_V_we1 <= ap_const_logic_0;
    mlp_in_local1_address0 <= MLP_PE_146_U0_mlp_in_local1_address0;
    mlp_in_local1_address1 <= ap_const_lv10_0;
    mlp_in_local1_ce0 <= MLP_PE_146_U0_mlp_in_local1_ce0;
    mlp_in_local1_ce1 <= ap_const_logic_0;
    mlp_in_local1_d0 <= ap_const_lv32_0;
    mlp_in_local1_d1 <= ap_const_lv32_0;
    mlp_in_local1_we0 <= ap_const_logic_0;
    mlp_in_local1_we1 <= ap_const_logic_0;
    mlp_in_local2_address0 <= MLP_PE_147_U0_mlp_in_local2_address0;
    mlp_in_local2_address1 <= ap_const_lv10_0;
    mlp_in_local2_ce0 <= MLP_PE_147_U0_mlp_in_local2_ce0;
    mlp_in_local2_ce1 <= ap_const_logic_0;
    mlp_in_local2_d0 <= ap_const_lv32_0;
    mlp_in_local2_d1 <= ap_const_lv32_0;
    mlp_in_local2_we0 <= ap_const_logic_0;
    mlp_in_local2_we1 <= ap_const_logic_0;
    mlp_in_local3_address0 <= MLP_PE_148_U0_mlp_in_local3_address0;
    mlp_in_local3_address1 <= ap_const_lv10_0;
    mlp_in_local3_ce0 <= MLP_PE_148_U0_mlp_in_local3_ce0;
    mlp_in_local3_ce1 <= ap_const_logic_0;
    mlp_in_local3_d0 <= ap_const_lv32_0;
    mlp_in_local3_d1 <= ap_const_lv32_0;
    mlp_in_local3_we0 <= ap_const_logic_0;
    mlp_in_local3_we1 <= ap_const_logic_0;
    mlp_in_local_address0 <= MLP_PE45_U0_mlp_in_local_address0;
    mlp_in_local_address1 <= ap_const_lv10_0;
    mlp_in_local_ce0 <= MLP_PE45_U0_mlp_in_local_ce0;
    mlp_in_local_ce1 <= ap_const_logic_0;
    mlp_in_local_d0 <= ap_const_lv32_0;
    mlp_in_local_d1 <= ap_const_lv32_0;
    mlp_in_local_we0 <= ap_const_logic_0;
    mlp_in_local_we1 <= ap_const_logic_0;
    mlp_out_local <= MLP_PE45_U0_mlp_out_local;
    mlp_out_local4 <= MLP_PE_146_U0_mlp_out_local4;
    mlp_out_local4_ap_vld <= MLP_PE_146_U0_mlp_out_local4_ap_vld;
    mlp_out_local5 <= MLP_PE_147_U0_mlp_out_local5;
    mlp_out_local5_ap_vld <= MLP_PE_147_U0_mlp_out_local5_ap_vld;
    mlp_out_local6 <= MLP_PE_148_U0_mlp_out_local6;
    mlp_out_local6_ap_vld <= MLP_PE_148_U0_mlp_out_local6_ap_vld;
    mlp_out_local_ap_vld <= MLP_PE45_U0_mlp_out_local_ap_vld;
end behav;
