module wideexpr_00376(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(+(((u2)&((u1)<<<(((ctrl[3]?s4:s1))+((2'sb11)>>>(s2)))))>(u3)));
  assign y1 = 6'sb010001;
  assign y2 = (+(((ctrl[5]?s4:(ctrl[4]?(+(u3))>>>(+(1'b0)):(ctrl[1]?5'sb11100:$signed(6'b111101)))))+(2'sb00)))^(+(3'sb111));
  assign y3 = {2{$signed($signed(-(3'sb111)))}};
  assign y4 = (((+(u3))+(2'sb11))&((ctrl[0]?(ctrl[0]?2'sb11:((4'sb0101)>>>(s2))>>>((ctrl[7]?s3:s0))):4'sb1110)))>>((ctrl[4]?3'sb110:1'sb1));
  assign y5 = u2;
  assign y6 = (&({($signed($signed((~&(2'b10))!=(&(s5)))))>=((ctrl[3]?s1:(ctrl[4]?$signed((6'sb000101)<<(2'sb00)):-((ctrl[6]?1'sb0:s1))))),((($signed({3{5'sb11000}}))+($signed(6'sb111100)))>>({(ctrl[0]?$signed(s1):(1'sb0)<<(s0)),1'sb1}))>>($signed($signed(s6))),({1{-({1{(u2)<=(1'sb1)}})}})&({(3'b001)>>(1'sb1),s5})}))-($unsigned((1'sb0)>>>(s0)));
  assign y7 = 3'sb011;
endmodule
