#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5590d40d8c30 .scope module, "sim" "sim" 2 1;
 .timescale 0 0;
v0x5590d40eec20_0 .var "in", 254 0;
v0x5590d40eece0_0 .var "ker", 2 0;
v0x5590d40eed80_0 .net "out", 256 0, L_0x5590d40c5230;  1 drivers
S_0x5590d40c6fa0 .scope module, "dut" "convdim1" 2 6, 3 1 0, S_0x5590d40d8c30;
 .timescale 0 0;
    .port_info 0 /INPUT 255 "in";
    .port_info 1 /INPUT 3 "kernel";
    .port_info 2 /OUTPUT 257 "out";
P_0x5590d40c4500 .param/l "inlen" 0 3 1, +C4<00000000000000000000000011111111>;
P_0x5590d40c4540 .param/l "kernlen" 0 3 1, +C4<00000000000000000000000000000011>;
L_0x5590d40c5230 .functor BUFZ 257, v0x5590d40ee7f0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5590d40ee6f0_0 .var "augmented_in", 259 0;
v0x5590d40ee7f0_0 .var "conv_res", 256 0;
v0x5590d40ee8d0_0 .net "in", 254 0, v0x5590d40eec20_0;  1 drivers
v0x5590d40ee990_0 .net "kernel", 2 0, v0x5590d40eece0_0;  1 drivers
v0x5590d40eea70_0 .net "out", 256 0, L_0x5590d40c5230;  alias, 1 drivers
E_0x5590d40d4020 .event anyedge, v0x5590d40ee8d0_0, v0x5590d40ee7f0_0, v0x5590d40ee6f0_0, v0x5590d40ee990_0;
S_0x5590d40c7270 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 15, 3 15 0, S_0x5590d40c6fa0;
 .timescale 0 0;
v0x5590d40ee5f0_0 .var/i "i", 31 0;
S_0x5590d40c7450 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 16, 3 16 0, S_0x5590d40c7270;
 .timescale 0 0;
v0x5590d40c7630_0 .var/i "j", 31 0;
S_0x5590d40d8dc0 .scope module, "top" "top" 4 1;
 .timescale 0 0;
    .scope S_0x5590d40c6fa0;
T_0 ;
    %wait E_0x5590d40d4020;
    %pushi/vec4 0, 0, 257;
    %store/vec4 v0x5590d40ee7f0_0, 0, 257;
    %pushi/vec4 0, 0, 260;
    %store/vec4 v0x5590d40ee6f0_0, 0, 260;
    %load/vec4 v0x5590d40ee8d0_0;
    %pad/u 256;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5590d40ee6f0_0, 4, 256;
    %fork t_1, S_0x5590d40c7270;
    %jmp t_0;
    .scope S_0x5590d40c7270;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5590d40ee5f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5590d40ee5f0_0;
    %cmpi/s 257, 0, 32;
    %jmp/0xz T_0.1, 5;
    %fork t_3, S_0x5590d40c7450;
    %jmp t_2;
    .scope S_0x5590d40c7450;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5590d40c7630_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5590d40c7630_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x5590d40ee7f0_0;
    %load/vec4 v0x5590d40ee5f0_0;
    %part/s 1;
    %load/vec4 v0x5590d40ee6f0_0;
    %load/vec4 v0x5590d40ee5f0_0;
    %load/vec4 v0x5590d40c7630_0;
    %add;
    %part/s 1;
    %load/vec4 v0x5590d40ee990_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5590d40c7630_0;
    %sub;
    %part/s 1;
    %mul;
    %add;
    %ix/getv/s 4, v0x5590d40ee5f0_0;
    %store/vec4 v0x5590d40ee7f0_0, 4, 1;
    %load/vec4 v0x5590d40c7630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5590d40c7630_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x5590d40c7270;
t_2 %join;
    %load/vec4 v0x5590d40ee5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5590d40ee5f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x5590d40c6fa0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5590d40d8c30;
T_1 ;
    %vpi_call 2 8 "$dumpfile", "/root/CodeHub/verilog/final_term/target/sim.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5590d40d8c30 {0 0 0};
    %pushi/vec4 873871, 0, 255;
    %store/vec4 v0x5590d40eec20_0, 0, 255;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5590d40eece0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 14 "$display", "in = %b\012ker = %b\012out= %b", v0x5590d40eec20_0, v0x5590d40eece0_0, v0x5590d40eed80_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/root/CodeHub/verilog/final_term/sim/sim.v";
    "/root/CodeHub/verilog/final_term/src/convdim1.v";
    "/root/CodeHub/verilog/final_term/src/main.v";
