<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/math_real.vhd'
INFO <2046014> - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO <2046013> - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO <2046013> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd
INFO <2046014> - C:/lscc/radiant/2024.2/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/INST_pkg.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/INST_pkg.vhd
INFO <2046014> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/INST_pkg.vhd(29,9-29,17) (VHDL-1014) analyzing package 'inst_pkg'
INFO <2046013> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/INST_pkg.vhd(92,14-92,22) (VHDL-1013) analyzing package body 'inst_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/MEM_pkg.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/MEM_pkg.vhd
INFO <2046014> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/MEM_pkg.vhd(26,9-26,16) (VHDL-1014) analyzing package 'mem_pkg'
INFO <2046013> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/MEM_pkg.vhd(45,14-45,21) (VHDL-1013) analyzing package body 'mem_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd(27,8-27,15) (VHDL-1012) analyzing entity 'sws_top'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd(39,14-39,30) (VHDL-1010) analyzing architecture 'sws_top_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd(26,8-26,25) (VHDL-1012) analyzing entity 'rs232_transmitter'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd(38,14-38,34) (VHDL-1010) analyzing architecture 'transmitter_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd(25,8-25,27) (VHDL-1012) analyzing entity 'rs232_shiftregister'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd(36,14-36,25) (VHDL-1010) analyzing architecture 'sr_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd(26,8-26,22) (VHDL-1012) analyzing entity 'rs232_receiver'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd(38,14-38,31) (VHDL-1010) analyzing architecture 'receiver_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd(25,8-25,18) (VHDL-1012) analyzing entity 'rs232_fifo'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd(41,14-41,28) (VHDL-1010) analyzing architecture 'fifo_behaviour'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd(26,8-26,13) (VHDL-1012) analyzing entity 'rs232'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd(47,14-47,28) (VHDL-1010) analyzing architecture 'rs232_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd(27,8-27,11) (VHDL-1012) analyzing entity 'alu'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd(42,14-42,26) (VHDL-1010) analyzing architecture 'alu_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd(28,8-28,11) (VHDL-1012) analyzing entity 'cpu'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd(55,14-55,26) (VHDL-1010) analyzing architecture 'cpu_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd(28,8-28,11) (VHDL-1012) analyzing entity 'dma'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd(57,14-57,26) (VHDL-1010) analyzing architecture 'dma_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd(28,8-28,11) (VHDL-1012) analyzing entity 'ram'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd(43,14-43,26) (VHDL-1010) analyzing architecture 'ram_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd(28,8-28,11) (VHDL-1012) analyzing entity 'rom'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd(35,14-35,26) (VHDL-1010) analyzing architecture 'rom_behavior'
(VHDL-1481) Analyzing VHDL file 'C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd'
Analyzing VHDL file C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd
INFO <2046012> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd(26,8-26,15) (VHDL-1012) analyzing entity 'ice_sws'
INFO <2046010> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd(44,14-44,26) (VHDL-1010) analyzing architecture 'sws_behavior'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/iCE40_SWS.vhd(26,8-26,15) (VHDL-1067) elaborating 'iCE_SWS(SWS_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/SWS_top.vhd(27,8-27,15) (VHDL-1067) elaborating 'SWS_top_uniq_0(SWS_top_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232.vhd(26,8-26,13) (VHDL-1067) elaborating 'RS232_uniq_0(RS232_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_transmitter.vhd(26,8-26,25) (VHDL-1067) elaborating 'RS232_transmitter_uniq_0(Transmitter_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_receiver.vhd(26,8-26,22) (VHDL-1067) elaborating 'RS232_receiver_uniq_0(Receiver_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_shiftregister.vhd(25,8-25,27) (VHDL-1067) elaborating 'RS232_shiftregister_uniq_0(SR_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RS232_fifo.vhd(25,8-25,18) (VHDL-1067) elaborating 'RS232_fifo_uniq_0(Fifo_Behaviour)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/DMA.vhd(28,8-28,11) (VHDL-1067) elaborating 'DMA_uniq_0(DMA_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/RAM.vhd(28,8-28,11) (VHDL-1067) elaborating 'RAM_uniq_0(RAM_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ALU.vhd(27,8-27,11) (VHDL-1067) elaborating 'ALU_uniq_0(ALU_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/ROM.vhd(28,8-28,11) (VHDL-1067) elaborating 'ROM_uniq_0(ROM_Behavior)'
INFO <2046067> - C:/Users/worbb/Desktop/IMA/FPGA/SWS_iCE40/source/impl_1/CPU.vhd(28,8-28,11) (VHDL-1067) elaborating 'CPU_uniq_0(CPU_Behavior)'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>