/* streamer.c — SWD frame-streaming display firmware for N32G031 + GC9107
 *
 * Initialization is copied EXACTLY from flappy.c main() — the proven-working
 * baseline.  The only addition is the SWD streaming protocol loop in place of
 * the game loop.
 *
 * Clock: 48 MHz via PLL (HSI × 6).  clock_boost_48mhz() called before
 *   display_init() so SPI1 runs at 24 MHz (BR_DIV2 of APB2=48MHz).
 *   Each 128×8 chunk blits in ~1.4 ms vs ~8 ms at 4 MHz.
 *
 * Double-buffer SRAM layout — two ping-pong buffers of 128×8 rows each:
 *
 *   CTRL       @ 0x20000010  0xDEAD0000 = reset display    (4 bytes)
 *   IDX_A      @ 0x20000100  chunk index for buffer A       (4 bytes)
 *   BUF_A      @ 0x20000104  pixel data 128×8×2 B = 2048 B (2048 bytes)
 *   TRIG_A     @ 0x20000904  0xCC = buffer A ready          (4 bytes) <- written LAST
 *   IDX_B      @ 0x20000908  chunk index for buffer B       (4 bytes)
 *   BUF_B      @ 0x2000090C  pixel data 128×8×2 B = 2048 B (2048 bytes)
 *   TRIG_B     @ 0x2000110C  0xCC = buffer B ready          (4 bytes) <- written LAST
 *
 * PC sends a 2056-byte packet [IDX(4)][BUF(2048)][TRIG(4)] per buffer.
 * TRIG is the last word written so MCU cannot fire before BUF is ready.
 * MCU polls both TRIG_A and TRIG_B in a tight loop, drawing whichever fires.
 * With 1.4 ms MCU draw time vs ~22 ms PC write time, no explicit handshake needed.
 *
 * Stack: 0x20002000 (top) down — ~3824 B available.
 */

#include "n32g031.h"
#include "display.h"
#include "system.h"
#include "battery.h"

/* Legacy control word */
#define CTRL  ((volatile uint32_t *)0x20000010UL)

/* Buffer A */
#define IDX_A  ((volatile uint32_t *)0x20000100UL)
#define BUF_A  ((const uint16_t     *)0x20000104UL)
#define TRIG_A ((volatile uint32_t *)0x20000904UL)

/* Buffer B */
#define IDX_B  ((volatile uint32_t *)0x20000908UL)
#define BUF_B  ((const uint16_t     *)0x2000090CUL)
#define TRIG_B ((volatile uint32_t *)0x2000110CUL)

#define CTRL_IDLE  0x00000000UL
#define CTRL_CHUNK 0x000000CCUL
#define CTRL_RESET 0xDEAD0000UL
#define CTRL_SLEEP 0xDEAD0001UL

#define CHUNK_ROWS  8u
#define NUM_CHUNKS 20u

/* draw_waiting — shown at startup while waiting for the PC to start streaming.
 * Fills the entire screen bright magenta so it is unmistakable; overlays three
 * coloured bars in the centre of the screen. */
static void draw_waiting(void)
{
    /* Full-screen bright fill — impossible to confuse with "off" or "black" */
    display_fill(COL_RGB(200, 0, 200));           /* magenta background */

    /* Three coloured bars, centred vertically */
    display_fill_rect(12,  55, 104, 20, COL_RGB(255, 255,   0)); /* yellow */
    display_fill_rect(12,  80, 104, 20, COL_RGB(  0, 255, 255)); /* cyan   */
    display_fill_rect(12, 105, 104, 20, COL_RGB(255, 255, 255)); /* white  */
}

int main(void)
{
    /* ── IWDG start (identical to flappy.c) ─────────────────────────────── */
    *(volatile uint32_t *)0x40003000UL = 0xCCCCUL;   /* start  */
    *(volatile uint32_t *)0x40003000UL = 0xAAAAUL;   /* reload */

    /* ── Coil safety: drive PA4, PA5, PA6 LOW (identical to flappy.c) ───── */
    {
        volatile uint32_t *rcc  = (volatile uint32_t *)0x40021018UL; /* APB2ENR */
        volatile uint32_t *modr = (volatile uint32_t *)0x40010800UL; /* GPIOA MODER */
        volatile uint32_t *bsrr = (volatile uint32_t *)0x40010818UL; /* GPIOA BSRR  */
        *rcc  |= (1UL << 2);                                   /* IOPAEN */
        (void)*modr;                                            /* dummy read */
        *modr &= ~((3UL << 8) | (3UL << 10) | (3UL << 12));   /* clear PA4/5/6 */
        *modr |=  ((1UL << 8) | (1UL << 10) | (1UL << 12));   /* PA4/5/6 output */
        *bsrr  =  (1UL << 20) | (1UL << 21) | (1UL << 22);    /* PA4/5/6 LOW    */
    }

    /* ── Core hardware init (identical to flappy.c) ─────────────────────── */
    clock_init();              /* 8 MHz HSI, TIM3 PSC=7 → 1 ms ticks         */
    clock_boost_48mhz();       /* PLL: 8→48 MHz; updates TIM3 PSC; SPI→24 MHz*/
    delay_ms(50);
    display_init();            /* 24 MHz SPI — 128×8 chunk blits in ~1.4 ms  */
    display_set_backlight(80);
    tim1_init();
    bat_init();            /* ADC init — included because flappy includes it  */

    /* ── Init protocol SRAM ─────────────────────────────────────────────── */
    *CTRL   = CTRL_IDLE;
    *TRIG_A = CTRL_IDLE;
    *TRIG_B = CTRL_IDLE;

    /* Show startup screen while waiting for the PC to connect */
    draw_waiting();

    /* ── Streaming loop (double-buffer ping-pong) ────────────────────────── */
    while (1) {
        IWDG_FEED();

        /* PC writes CTRL_SLEEP → turn off LCD, idle so debugger can halt MCU */
        if (*CTRL == CTRL_SLEEP) {
            *CTRL = CTRL_IDLE;
            display_sleep_in();
            while (1) { IWDG_FEED(); }
        }

        /* PC writes CTRL_RESET → re-init display (e.g. after power glitch) */
        if (*CTRL == CTRL_RESET) {
            *CTRL   = CTRL_IDLE;
            *TRIG_A = CTRL_IDLE;
            *TRIG_B = CTRL_IDLE;
            display_init();
            display_set_backlight(80);
            draw_waiting();
            continue;
        }

        /* Buffer A: PC has written IDX_A + BUF_A then set TRIG_A last.
         * MCU reads IDX and blits BUF_A to the correct screen row. */
        if (*TRIG_A == CTRL_CHUNK) {
            uint32_t idx = *IDX_A;
            if (idx < NUM_CHUNKS) {
                uint16_t row_start = (uint16_t)(idx * CHUNK_ROWS);
                display_draw_chunk_cpu(BUF_A, row_start, CHUNK_ROWS);
            }
            *TRIG_A = CTRL_IDLE;
        }

        /* Buffer B: identical, independent of A. */
        if (*TRIG_B == CTRL_CHUNK) {
            uint32_t idx = *IDX_B;
            if (idx < NUM_CHUNKS) {
                uint16_t row_start = (uint16_t)(idx * CHUNK_ROWS);
                display_draw_chunk_cpu(BUF_B, row_start, CHUNK_ROWS);
            }
            *TRIG_B = CTRL_IDLE;
        }
    }
}
