Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_12 -L c_reg_fd_v12_0_8 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_8 -L xbip_dsp48_addsub_v3_0_8 -L xbip_addsub_v3_0_8 -L c_addsub_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_accumulator_behav xil_defaultlib.tb_accumulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_viv_comp
Compiling package xbip_utils_v3_0_12.xbip_utils_v3_0_12_pkg
Compiling package xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv_comp
Compiling package xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv_comp
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_pkg
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_pkg
Compiling package xbip_dsp48_wrapper_v3_0_5.xbip_dsp48_wrapper_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(dreg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv [\xbip_dsp48_addsub_v3_0_8_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv [\xbip_pipe_v3_0_8_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.register(N=21)
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.tb_accumulator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_accumulator_behav
