INFO: [VRFC 10-2263] Analyzing Verilog file "/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.sim/sim_1/synth/func/xsim/Symbol_mapper_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Symbol_mapper
INFO: [VRFC 10-311] analyzing module glbl
