$date
	Tue Jan 07 19:19:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! light [2:0] $end
$var reg 1 " clk $end
$scope module lamp $end
$var wire 1 " clock $end
$var parameter 3 # green $end
$var parameter 3 $ red $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 3 ( yellow $end
$var reg 3 ) light [0:2] $end
$var reg 2 * state [0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b10 '
b1 &
b0 %
b100 $
b1 #
$end
#0
$dumpvars
bx *
bx )
0"
bx !
$end
#5
b0 *
b100 !
b100 )
1"
#10
0"
#15
b1 *
b10 !
b10 )
1"
#20
0"
#25
b10 *
b1 !
b1 )
1"
#30
0"
#35
b0 *
b100 !
b100 )
1"
#40
0"
#45
b1 *
b10 !
b10 )
1"
#50
0"
#55
b10 *
b1 !
b1 )
1"
#60
0"
#65
b0 *
b100 !
b100 )
1"
#70
0"
#75
b1 *
b10 !
b10 )
1"
#80
0"
#85
b10 *
b1 !
b1 )
1"
#90
0"
#95
b0 *
b100 !
b100 )
1"
#100
0"
