<stg><name>spk_packet_rx</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="34">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="6">
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="42">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="14">
<condition id="43">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="14">
<condition id="49">
<or_exp><and_exp><literal name="tmp_last" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="11" to="12">
<condition id="51">
<or_exp><and_exp><literal name="tmp_last" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="12" to="13">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="13" to="14">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="13" to="12">
<condition id="59">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96" op_5_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i5* %pre_in_V_user_V), !map !62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pre_in_V_last), !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i6* %pre_in_V_id_V), !map !70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i96* %pre_in_V_data_V), !map !74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i5* %post_in_V_user_V), !map !78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %post_in_V_last), !map !82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %post_in_V_id_V), !map !86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i96* %post_in_V_data_V), !map !90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_stamp_V), !map !94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i6* %spk_out_stream_V_id_V), !map !98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %spk_out_stream_V_user), !map !102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i96* %spk_out_stream_V_data_V), !map !106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %spk_out_stream_V_dest_V), !map !110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @spk_packet_rx_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="96" op_4_bw="16" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0">
<![CDATA[
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, i16* %spk_out_stream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0">
<![CDATA[
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0">
<![CDATA[
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i32* %time_stamp_V, [5 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96" op_5_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:19  br i1 %tmp, label %0, label %._crit_edge106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="108" op_0_bw="108" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96">
<![CDATA[
:0  %empty = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %pre_in_V_user_V, i1* %pre_in_V_last, i6* %pre_in_V_id_V, i96* %pre_in_V_data_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="5" op_0_bw="108">
<![CDATA[
:1  %tmp_user_V = extractvalue { i5, i1, i6, i96 } %empty, 0

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="108">
<![CDATA[
:2  %tmp_id_V_1 = extractvalue { i5, i1, i6, i96 } %empty, 2

]]></node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="96" op_0_bw="108">
<![CDATA[
:3  %tmp_data_V = extractvalue { i5, i1, i6, i96 } %empty, 3

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="11" op_0_bw="6">
<![CDATA[
:5  %tmp_3_cast = zext i6 %tmp_id_V_1 to i11

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_9 = mul i11 %tmp_3_cast, 19

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_9 = mul i11 %tmp_3_cast, 19

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="11" op_0_bw="5">
<![CDATA[
:4  %tmp_2_cast = zext i5 %tmp_user_V to i11

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_9 = mul i11 %tmp_3_cast, 19

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_s = add i11 %tmp_9, %tmp_2_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_10_cast = sext i11 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %spk_V_addr = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_10_cast

]]></node>
<StgValue><ssdm name="spk_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="96" op_1_bw="10">
<![CDATA[
:10  store i96 %tmp_data_V, i96* %spk_V_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96" op_5_bw="32">
<![CDATA[
._crit_edge106:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96" op_5_bw="32">
<![CDATA[
._crit_edge106:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge106:1  br i1 %tmp_1, label %1, label %._crit_edge107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="108" op_0_bw="108" op_1_bw="5" op_2_bw="1" op_3_bw="6" op_4_bw="96">
<![CDATA[
:0  %empty_2 = call { i5, i1, i6, i96 } @_ssdm_op_Read.axis.volatile.i5P.i1P.i6P.i96P(i5* %post_in_V_user_V, i1* %post_in_V_last, i6* %post_in_V_id_V, i96* %post_in_V_data_V)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="108">
<![CDATA[
:3  %tmp_id_V = extractvalue { i5, i1, i6, i96 } %empty_2, 2

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="11" op_0_bw="6">
<![CDATA[
:6  %tmp_7_cast = zext i6 %tmp_id_V to i11

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_2 = mul i11 %tmp_7_cast, 19

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_2 = mul i11 %tmp_7_cast, 19

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_2 = mul i11 %tmp_7_cast, 19

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="5" op_0_bw="108">
<![CDATA[
:1  %tmp_user_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 0

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="108">
<![CDATA[
:2  %tmp_last = extractvalue { i5, i1, i6, i96 } %empty_2, 1

]]></node>
<StgValue><ssdm name="tmp_last"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="96" op_0_bw="108">
<![CDATA[
:4  %tmp_data_V_1 = extractvalue { i5, i1, i6, i96 } %empty_2, 3

]]></node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="11" op_0_bw="5">
<![CDATA[
:5  %tmp_6_cast = zext i5 %tmp_user_V_1 to i11

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_3 = add i11 %tmp_2, %tmp_6_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_12_cast = sext i11 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %spk_V_addr_1 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_12_cast

]]></node>
<StgValue><ssdm name="spk_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="96" op_1_bw="10">
<![CDATA[
:11  store i96 %tmp_data_V_1, i96* %spk_V_addr_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_last, label %2, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_last" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %time_stamp_V)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_last" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_op_assign1 = phi i5 [ 0, %2 ], [ %j, %3 ]

]]></node>
<StgValue><ssdm name="i_op_assign1"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="11" op_0_bw="5">
<![CDATA[
:5  %tmp_5_cast = zext i5 %i_op_assign1 to i11

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_dest_V = add i11 %tmp_5_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_13_cast = sext i11 %tmp_dest_V to i64

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %spk_V_addr_2 = getelementptr [608 x i96]* @spk_V, i64 0, i64 %tmp_13_cast

]]></node>
<StgValue><ssdm name="spk_V_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="96" op_0_bw="10">
<![CDATA[
:10  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

]]></node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13  %j = add i5 %i_op_assign1, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %exitcond = icmp eq i5 %i_op_assign1, -14

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %exitcond, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="16" op_0_bw="11">
<![CDATA[
:7  %tmp_dest_V_1 = zext i11 %tmp_dest_V to i16

]]></node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="96" op_0_bw="10">
<![CDATA[
:10  %tmp_data_V_2 = load i96* %spk_V_addr_2, align 16

]]></node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="96" op_4_bw="16" op_5_bw="6" op_6_bw="32" op_7_bw="96" op_8_bw="16">
<![CDATA[
:11  call void @_ssdm_op_Write.axis.volatile.i6P.i32P.i96P.i16P(i6* %spk_out_stream_V_id_V, i32* %spk_out_stream_V_user, i96* %spk_out_stream_V_data_V, i16* %spk_out_stream_V_dest_V, i6 %tmp_id_V, i32 %tmp_5, i96 %tmp_data_V_2, i16 %tmp_dest_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:12  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_8)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %._crit_edge107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0">
<![CDATA[
._crit_edge107:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
