Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.3.469
Tue Feb 16 22:31:18 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -n PllClkto120 -lang vhdl -synth synplify -arch ep5c00 -type pll -fin 100 -phase_cntl STATIC -fclkop 120 -fclkop_tol 0.0 -fb_mode CLOCKTREE -noclkos -fclkok 60 -fclkok_tol 0.0 -clkoki 0 -norst -noclkok2 -bw 
    Circuit name     : PllClkto120
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLK
	Outputs      : CLKOP, CLKOK, LOCK
    I/O buffer       : not inserted
    EDIF output      : PllClkto120.edn
    VHDL output      : PllClkto120.vhd
    VHDL template    : PllClkto120_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : not used
    Report output    : PllClkto120.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: PllClkto120.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


