 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : register_ds
Version: T-2022.03-SP2
Date   : Thu May 15 22:32:32 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2633/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2387 (net)                   11                   0.00       0.22 r
  U5282/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2125 (net)                    1                   0.00       0.30 f
  data_reg_31__9_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2633/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2387 (net)                   11                   0.00       0.22 r
  U5289/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2118 (net)                    1                   0.00       0.30 f
  data_reg_31__2_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2634/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2388 (net)                   11                   0.00       0.22 r
  U5287/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2120 (net)                    1                   0.00       0.30 f
  data_reg_31__4_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2634/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2388 (net)                   11                   0.00       0.22 r
  U5281/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2126 (net)                    1                   0.00       0.30 f
  data_reg_31__10_/D (DFF_X1)              0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2634/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2388 (net)                   11                   0.00       0.22 r
  U5285/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2122 (net)                    1                   0.00       0.30 f
  data_reg_31__6_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2633/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2387 (net)                   11                   0.00       0.22 r
  U5288/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2119 (net)                    1                   0.00       0.30 f
  data_reg_31__3_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2633/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2387 (net)                   11                   0.00       0.22 r
  U5278/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2129 (net)                    1                   0.00       0.30 f
  data_reg_31__13_/D (DFF_X1)              0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2634/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2388 (net)                   11                   0.00       0.22 r
  U5290/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2117 (net)                    1                   0.00       0.30 f
  data_reg_31__1_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2634/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2388 (net)                   11                   0.00       0.22 r
  U5291/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2116 (net)                    1                   0.00       0.30 f
  data_reg_31__0_/D (DFF_X1)               0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: write_addr[3]
              (input port)
  Endpoint: data_reg_31__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  write_addr[3] (in)                       0.00      0.00       0.00 r
  write_addr[3] (net)           11                   0.00       0.00 r
  U5205/ZN (AND2_X1)                       0.01      0.04       0.04 r
  n5008 (net)                    1                   0.00       0.04 r
  U2298/ZN (AND4_X2)                       0.01      0.06       0.10 r
  n5041 (net)                    4                   0.00       0.10 r
  U2925/ZN (AND2_X1)                       0.02      0.05       0.16 r
  n2604 (net)                    3                   0.00       0.16 r
  U2633/Z (CLKBUF_X3)                      0.02      0.07       0.22 r
  n2387 (net)                   11                   0.00       0.22 r
  U5279/Z (MUX2_X1)                        0.01      0.08       0.30 f
  n2128 (net)                    1                   0.00       0.30 f
  data_reg_31__12_/D (DFF_X1)              0.01      0.01       0.31 f
  data arrival time                                             0.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[0] (in)                       0.00      0.00       0.00 r
  read_addr1[0] (net)           12                   0.00       0.00 r
  U4030/ZN (INV_X1)                        0.01      0.03       0.03 f
  n3687 (net)                    2                   0.00       0.03 f
  U2374/ZN (AND3_X2)                       0.01      0.05       0.08 f
  n2329 (net)                    7                   0.00       0.08 f
  U4117/Z (CLKBUF_X1)                      0.03      0.07       0.15 f
  n3815 (net)                    6                   0.00       0.15 f
  U3170/ZN (NAND3_X1)                      0.01      0.04       0.19 r
  n2808 (net)                    1                   0.00       0.19 r
  U3168/ZN (NAND4_X1)                      0.01      0.04       0.23 f
  n2805 (net)                    1                   0.00       0.23 f
  U3167/ZN (AND2_X1)                       0.01      0.04       0.27 f
  n2804 (net)                    1                   0.00       0.27 f
  U3166/ZN (AOI221_X1)                     0.04      0.08       0.35 r
  n2791 (net)                    1                   0.00       0.35 r
  U3156/ZN (OAI211_X1)                     0.02      0.05       0.40 f
  N53 (net)                      1                   0.00       0.40 f
  U6344/ZN (AOI22_X1)                      0.03      0.06       0.46 r
  n5217 (net)                    1                   0.00       0.46 r
  U6345/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[4] (net)            1                   0.00       0.47 f
  read_data1[4] (out)                      0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr1[2]
              (input port)
  Endpoint: read_data1[9]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[2] (in)                       0.00      0.00       0.00 r
  read_addr1[2] (net)           11                   0.00       0.00 r
  U4028/ZN (INV_X1)                        0.01      0.03       0.03 f
  n3020 (net)                    2                   0.00       0.03 f
  U2376/ZN (AND3_X2)                       0.01      0.05       0.07 f
  n2459 (net)                    4                   0.00       0.07 f
  U2375/Z (BUF_X2)                         0.01      0.04       0.11 f
  n3788 (net)                    3                   0.00       0.11 f
  U4065/ZN (INV_X1)                        0.01      0.03       0.14 r
  n3779 (net)                    1                   0.00       0.14 r
  U4057/ZN (INV_X1)                        0.02      0.04       0.19 f
  n3770 (net)                   11                   0.00       0.19 f
  U3325/ZN (AOI22_X1)                      0.03      0.06       0.25 r
  n2965 (net)                    1                   0.00       0.25 r
  U3324/ZN (NAND2_X1)                      0.01      0.03       0.27 f
  n2957 (net)                    1                   0.00       0.27 f
  U2660/ZN (AND2_X1)                       0.01      0.04       0.31 f
  n2410 (net)                    1                   0.00       0.31 f
  U2662/ZN (NOR3_X1)                       0.03      0.05       0.36 r
  n2956 (net)                    1                   0.00       0.36 r
  U3317/ZN (OAI211_X1)                     0.02      0.04       0.40 f
  N48 (net)                      1                   0.00       0.40 f
  U6354/ZN (AOI22_X1)                      0.03      0.06       0.46 r
  n5222 (net)                    1                   0.00       0.46 r
  U6355/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[9] (net)            1                   0.00       0.47 f
  read_data1[9] (out)                      0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr1[2]
              (input port)
  Endpoint: read_data1[10]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[2] (in)                       0.00      0.00       0.00 r
  read_addr1[2] (net)           11                   0.00       0.00 r
  U4028/ZN (INV_X1)                        0.01      0.03       0.03 f
  n3020 (net)                    2                   0.00       0.03 f
  U2376/ZN (AND3_X2)                       0.01      0.05       0.07 f
  n2459 (net)                    4                   0.00       0.07 f
  U2375/Z (BUF_X2)                         0.01      0.04       0.11 f
  n3788 (net)                    3                   0.00       0.11 f
  U2327/Z (BUF_X1)                         0.01      0.04       0.16 f
  n3784 (net)                    4                   0.00       0.16 f
  U3365/ZN (NAND3_X1)                      0.01      0.03       0.19 r
  n3003 (net)                    1                   0.00       0.19 r
  U3361/ZN (NAND4_X1)                      0.01      0.04       0.23 f
  n3002 (net)                    1                   0.00       0.23 f
  U3360/ZN (AND2_X1)                       0.01      0.04       0.27 f
  n3001 (net)                    1                   0.00       0.27 f
  U3359/ZN (AOI221_X1)                     0.04      0.08       0.35 r
  n2988 (net)                    1                   0.00       0.35 r
  U3349/ZN (OAI211_X1)                     0.02      0.05       0.40 f
  N47 (net)                      1                   0.00       0.40 f
  U6356/ZN (AOI22_X1)                      0.03      0.06       0.46 r
  n5223 (net)                    1                   0.00       0.46 r
  U6357/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[10] (net)           1                   0.00       0.47 f
  read_data1[10] (out)                     0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr2[1]
              (input port)
  Endpoint: read_data2[16]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr2[1] (in)                       0.00      0.00       0.00 r
  read_addr2[1] (net)            6                   0.00       0.00 r
  U5089/ZN (INV_X1)                        0.01      0.03       0.03 f
  n4180 (net)                    5                   0.00       0.03 f
  U2363/ZN (AND3_X2)                       0.01      0.06       0.09 f
  n2221 (net)                   11                   0.00       0.09 f
  U2369/Z (CLKBUF_X3)                      0.02      0.07       0.17 f
  n2371 (net)                   14                   0.00       0.17 f
  U4618/ZN (AOI22_X1)                      0.03      0.08       0.24 r
  n4371 (net)                    1                   0.00       0.24 r
  U4617/ZN (NAND4_X1)                      0.02      0.04       0.28 f
  n4356 (net)                    1                   0.00       0.28 f
  U2293/ZN (AND2_X1)                       0.01      0.04       0.33 f
  n2195 (net)                    1                   0.00       0.33 f
  U2292/ZN (NOR3_X1)                       0.03      0.05       0.37 r
  n4340 (net)                    1                   0.00       0.37 r
  U4593/ZN (NAND2_X1)                      0.01      0.03       0.40 f
  N77 (net)                      1                   0.00       0.40 f
  U6293/ZN (AOI22_X1)                      0.03      0.05       0.46 r
  n5180 (net)                    1                   0.00       0.46 r
  U6294/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data2[16] (net)           1                   0.00       0.47 f
  read_data2[16] (out)                     0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr1[1]
              (input port)
  Endpoint: read_data1[21]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[1] (in)                       0.00      0.00       0.00 r
  read_addr1[1] (net)           12                   0.00       0.00 r
  U2309/ZN (INV_X1)                        0.01      0.03       0.03 f
  n2202 (net)                    2                   0.00       0.03 f
  U2356/ZN (NAND3_X1)                      0.02      0.04       0.06 r
  n2218 (net)                    3                   0.00       0.06 r
  U2686/ZN (INV_X1)                        0.01      0.04       0.10 f
  n2428 (net)                    6                   0.00       0.10 f
  U4056/Z (BUF_X1)                         0.02      0.06       0.16 f
  n3769 (net)                    8                   0.00       0.16 f
  U3693/ZN (NAND3_X1)                      0.01      0.04       0.21 r
  n3350 (net)                    1                   0.00       0.21 r
  U2978/ZN (AND4_X1)                       0.01      0.07       0.27 r
  n3346 (net)                    1                   0.00       0.27 r
  U3692/ZN (NAND4_X1)                      0.02      0.04       0.32 f
  n3342 (net)                    1                   0.00       0.32 f
  U3691/ZN (AOI22_X1)                      0.03      0.06       0.37 r
  n3340 (net)                    1                   0.00       0.37 r
  U3690/ZN (NAND2_X1)                      0.01      0.03       0.40 f
  N36 (net)                      1                   0.00       0.40 f
  U6378/ZN (AOI22_X1)                      0.03      0.05       0.46 r
  n5234 (net)                    1                   0.00       0.46 r
  U6379/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[21] (net)           1                   0.00       0.47 f
  read_data1[21] (out)                     0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr1[2]
              (input port)
  Endpoint: read_data1[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[2] (in)                       0.00      0.00       0.00 r
  read_addr1[2] (net)           11                   0.00       0.00 r
  U4028/ZN (INV_X1)                        0.01      0.03       0.03 f
  n3020 (net)                    2                   0.00       0.03 f
  U2376/ZN (AND3_X2)                       0.01      0.05       0.07 f
  n2459 (net)                    4                   0.00       0.07 f
  U2338/Z (BUF_X2)                         0.01      0.04       0.12 f
  n2417 (net)                    3                   0.00       0.12 f
  U2320/ZN (INV_X1)                        0.01      0.03       0.15 r
  n2206 (net)                    2                   0.00       0.15 r
  U4058/ZN (INV_X1)                        0.01      0.04       0.18 f
  n3771 (net)                    6                   0.00       0.18 f
  U3197/ZN (AOI22_X1)                      0.03      0.06       0.24 r
  n2834 (net)                    1                   0.00       0.24 r
  U3196/ZN (NAND2_X1)                      0.01      0.03       0.27 f
  n2826 (net)                    1                   0.00       0.27 f
  U3189/ZN (AOI221_X1)                     0.04      0.08       0.35 r
  n2825 (net)                    1                   0.00       0.35 r
  U3188/ZN (OAI211_X1)                     0.02      0.05       0.40 f
  N52 (net)                      1                   0.00       0.40 f
  U6346/ZN (AOI22_X1)                      0.03      0.06       0.46 r
  n5218 (net)                    1                   0.00       0.46 r
  U6347/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[5] (net)            1                   0.00       0.47 f
  read_data1[5] (out)                      0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr1[1]
              (input port)
  Endpoint: read_data1[30]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[1] (in)                       0.00      0.00       0.00 r
  read_addr1[1] (net)           12                   0.00       0.00 r
  U2309/ZN (INV_X1)                        0.01      0.03       0.03 f
  n2202 (net)                    2                   0.00       0.03 f
  U2356/ZN (NAND3_X1)                      0.02      0.04       0.06 r
  n2218 (net)                    3                   0.00       0.06 r
  U2357/ZN (INV_X1)                        0.01      0.03       0.09 f
  n2444 (net)                    2                   0.00       0.09 f
  U4053/ZN (INV_X1)                        0.01      0.03       0.13 r
  n3765 (net)                    2                   0.00       0.13 r
  U4050/ZN (INV_X1)                        0.03      0.05       0.18 f
  n3762 (net)                   12                   0.00       0.18 f
  U3992/ZN (AOI22_X1)                      0.03      0.07       0.25 r
  n3653 (net)                    1                   0.00       0.25 r
  U3990/ZN (NAND4_X1)                      0.02      0.05       0.30 f
  n3640 (net)                    1                   0.00       0.30 f
  U2506/ZN (NAND2_X1)                      0.01      0.03       0.33 r
  n2308 (net)                    1                   0.00       0.33 r
  U2508/ZN (AND3_X1)                       0.01      0.05       0.38 r
  n3624 (net)                    1                   0.00       0.38 r
  U3965/ZN (NAND2_X1)                      0.01      0.03       0.40 f
  N27 (net)                      1                   0.00       0.40 f
  U6396/ZN (AOI22_X1)                      0.03      0.05       0.46 r
  n5243 (net)                    1                   0.00       0.46 r
  U6397/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[30] (net)           1                   0.00       0.47 f
  read_data1[30] (out)                     0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr2[1]
              (input port)
  Endpoint: read_data2[24]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr2[1] (in)                       0.00      0.00       0.00 r
  read_addr2[1] (net)            6                   0.00       0.00 r
  U5089/ZN (INV_X1)                        0.01      0.03       0.03 f
  n4180 (net)                    5                   0.00       0.03 f
  U2851/ZN (AND3_X1)                       0.01      0.05       0.08 f
  n2579 (net)                    3                   0.00       0.08 f
  U2720/ZN (INV_X1)                        0.02      0.04       0.12 r
  n2468 (net)                    3                   0.00       0.12 r
  U2726/ZN (INV_X1)                        0.02      0.05       0.17 f
  n2474 (net)                   10                   0.00       0.17 f
  U4868/ZN (AOI22_X1)                      0.03      0.07       0.24 r
  n4626 (net)                    1                   0.00       0.24 r
  U4866/ZN (NAND4_X1)                      0.02      0.04       0.28 f
  n4612 (net)                    1                   0.00       0.28 f
  U2857/ZN (AND2_X1)                       0.01      0.04       0.33 f
  n2582 (net)                    1                   0.00       0.33 f
  U2859/ZN (NOR3_X1)                       0.03      0.05       0.37 r
  n4596 (net)                    1                   0.00       0.37 r
  U4840/ZN (NAND2_X1)                      0.01      0.03       0.40 f
  N69 (net)                      1                   0.00       0.40 f
  U6309/ZN (AOI22_X1)                      0.03      0.05       0.46 r
  n5188 (net)                    1                   0.00       0.46 r
  U6310/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data2[24] (net)           1                   0.00       0.47 f
  read_data2[24] (out)                     0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr2[0]
              (input port)
  Endpoint: read_data2[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  read_addr2[0] (in)                       0.00      0.00       0.00 f
  read_addr2[0] (net)           14                   0.00       0.00 f
  U2354/ZN (NOR3_X2)                       0.05      0.11       0.11 r
  n2217 (net)                    5                   0.00       0.11 r
  U2341/Z (CLKBUF_X1)                      0.02      0.06       0.17 r
  n2413 (net)                    3                   0.00       0.17 r
  U2861/Z (BUF_X2)                         0.03      0.07       0.24 r
  n4896 (net)                   12                   0.00       0.24 r
  U4329/ZN (AOI22_X1)                      0.01      0.04       0.28 f
  n4069 (net)                    1                   0.00       0.28 f
  U4328/ZN (NAND2_X1)                      0.01      0.03       0.31 r
  n4064 (net)                    1                   0.00       0.31 r
  U2215/ZN (NAND2_X1)                      0.01      0.02       0.34 f
  n2150 (net)                    1                   0.00       0.34 f
  U2217/ZN (AND3_X1)                       0.01      0.04       0.38 f
  n4062 (net)                    1                   0.00       0.38 f
  U4324/ZN (OAI211_X1)                     0.02      0.03       0.41 r
  N86 (net)                      1                   0.00       0.41 r
  U6275/ZN (AOI22_X1)                      0.02      0.04       0.45 f
  n5171 (net)                    1                   0.00       0.45 f
  U6276/ZN (INV_X1)                        0.01      0.02       0.47 r
  read_data2[7] (net)            1                   0.00       0.47 r
  read_data2[7] (out)                      0.01      0.00       0.48 r
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: read_addr1[0]
              (input port)
  Endpoint: read_data1[13]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_ds        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  read_addr1[0] (in)                       0.00      0.00       0.00 r
  read_addr1[0] (net)           12                   0.00       0.00 r
  U4030/ZN (INV_X1)                        0.01      0.03       0.03 f
  n3687 (net)                    2                   0.00       0.03 f
  U4027/ZN (NAND3_X1)                      0.02      0.04       0.06 r
  n3689 (net)                    3                   0.00       0.06 r
  U2434/Z (CLKBUF_X1)                      0.02      0.05       0.12 r
  n2268 (net)                    3                   0.00       0.12 r
  U2746/ZN (INV_X1)                        0.02      0.05       0.17 f
  n2495 (net)                   10                   0.00       0.17 f
  U3473/ZN (AOI22_X1)                      0.03      0.07       0.24 r
  n3112 (net)                    1                   0.00       0.24 r
  U3469/ZN (NAND4_X1)                      0.02      0.04       0.28 f
  n3100 (net)                    1                   0.00       0.28 f
  U2593/ZN (AND2_X1)                       0.01      0.04       0.33 f
  n2356 (net)                    1                   0.00       0.33 f
  U2595/ZN (NOR3_X1)                       0.03      0.05       0.37 r
  n3084 (net)                    1                   0.00       0.37 r
  U3443/ZN (NAND2_X1)                      0.01      0.03       0.40 f
  N44 (net)                      1                   0.00       0.40 f
  U6362/ZN (AOI22_X1)                      0.03      0.05       0.46 r
  n5226 (net)                    1                   0.00       0.46 r
  U6363/ZN (INV_X1)                        0.01      0.02       0.47 f
  read_data1[13] (net)           1                   0.00       0.47 f
  read_data1[13] (out)                     0.01      0.00       0.48 f
  data arrival time                                             0.48

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.48
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


1
