<stg><name>simd_array</name>


<trans_list>

<trans id="308" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="3" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="35" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="28" op_0_bw="32">
<![CDATA[
:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="33" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %opcode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %opcode

]]></Node>
<StgValue><ssdm name="opcode_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %din_b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din_b

]]></Node>
<StgValue><ssdm name="din_b_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %din_a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din_a

]]></Node>
<StgValue><ssdm name="din_a_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %add_ln20 = add i32 %size_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln20, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="33" op_1_bw="33">
<![CDATA[
:31 %store_ln23 = store i33 0, i33 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
:32 %store_ln23 = store i28 0, i28 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:33 %store_ln23 = store i6 0, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_a, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_a, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_b, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_b, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %opcode

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %opcode, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %opcode, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="27">
<![CDATA[
:28 %zext_ln23 = zext i27 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:29 %add_ln23 = add i28 %zext_ln23, i28 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="28" op_2_bw="5">
<![CDATA[
:30 %tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %add_ln23, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:34 %br_ln23 = br void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i33 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2 %icmp_ln23 = icmp_eq  i33 %indvar_flatten_load, i33 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3 %add_ln23_1 = add i33 %indvar_flatten_load, i33 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln23 = br i1 %icmp_ln23, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split2:0 %k_load = load i6 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
.split2:1 %i_load = load i28 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split2:3 %icmp_ln25 = icmp_eq  i6 %k_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:4 %select_ln23 = select i1 %icmp_ln25, i6 0, i6 %k_load

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.split2:5 %add_ln23_5 = add i28 %i_load, i28 1

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.split2:6 %select_ln23_1 = select i1 %icmp_ln25, i28 %add_ln23_5, i28 %i_load

]]></Node>
<StgValue><ssdm name="select_ln23_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="28">
<![CDATA[
.split2:7 %trunc_ln23 = trunc i28 %select_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
.split2:15 %switch_ln26 = switch i32 %opcode_read, void, i32 0, void %.split._crit_edge, i32 1, void, i32 2, void, i32 3, void

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split._crit_edge:0 %add_ln25 = add i6 %select_ln23, i6 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:1 %store_ln23 = store i33 %add_ln23_1, i33 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:2 %store_ln23 = store i28 %select_ln23_1, i28 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:3 %store_ln25 = store i6 %add_ln25, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_loop2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="34" op_0_bw="34" op_1_bw="27" op_2_bw="7">
<![CDATA[
.split2:8 %add_ln31_mid2_v_v = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i27.i7, i27 %trunc_ln23, i7 0

]]></Node>
<StgValue><ssdm name="add_ln31_mid2_v_v"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="34">
<![CDATA[
.split2:9 %zext_ln23_1 = zext i34 %add_ln31_mid2_v_v

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:10 %add_ln23_2 = add i64 %zext_ln23_1, i64 %din_a_read

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:11 %add_ln23_3 = add i64 %zext_ln23_1, i64 %din_b_read

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:12 %add_ln23_4 = add i64 %zext_ln23_1, i64 %out_read

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:14 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="6">
<![CDATA[
:0 %trunc_ln30 = trunc i6 %select_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln30, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln30 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln30 = add i64 %zext_ln30, i64 %add_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="62">
<![CDATA[
:5 %sext_ln30 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6 %gmem0_addr_6 = getelementptr i32 %gmem0, i64 %sext_ln30

]]></Node>
<StgValue><ssdm name="gmem0_addr_6"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %add_ln30_1 = add i64 %zext_ln30, i64 %add_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="62">
<![CDATA[
:12 %sext_ln30_1 = sext i62 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13 %gmem1_addr_3 = getelementptr i32 %gmem1, i64 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln30_2 = add i64 %zext_ln30, i64 %add_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %trunc_ln30_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln30_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="62">
<![CDATA[
:21 %sext_ln30_2 = sext i62 %trunc_ln30_2

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22 %gmem0_addr_7 = getelementptr i32 %gmem0, i64 %sext_ln30_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_7"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="6">
<![CDATA[
:0 %trunc_ln29 = trunc i6 %select_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln29 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln29 = add i64 %zext_ln29, i64 %add_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="62">
<![CDATA[
:5 %sext_ln29 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6 %gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln29

]]></Node>
<StgValue><ssdm name="gmem0_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %add_ln29_1 = add i64 %zext_ln29, i64 %add_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln29_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="62">
<![CDATA[
:12 %sext_ln29_1 = sext i62 %trunc_ln29_1

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13 %gmem1_addr_2 = getelementptr i32 %gmem1, i64 %sext_ln29_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln29_2 = add i64 %zext_ln29, i64 %add_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %trunc_ln29_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="62">
<![CDATA[
:21 %sext_ln29_2 = sext i62 %trunc_ln29_2

]]></Node>
<StgValue><ssdm name="sext_ln29_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22 %gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln29_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="6">
<![CDATA[
:0 %trunc_ln28 = trunc i6 %select_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln28, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln28 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln28 = add i64 %zext_ln28, i64 %add_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln28, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="62">
<![CDATA[
:5 %sext_ln28 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6 %gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln28

]]></Node>
<StgValue><ssdm name="gmem0_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %add_ln28_1 = add i64 %zext_ln28, i64 %add_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln28_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln28_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="62">
<![CDATA[
:12 %sext_ln28_1 = sext i62 %trunc_ln28_1

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13 %gmem1_addr_1 = getelementptr i32 %gmem1, i64 %sext_ln28_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln28_2 = add i64 %zext_ln28, i64 %add_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %trunc_ln28_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln28_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="62">
<![CDATA[
:21 %sext_ln28_2 = sext i62 %trunc_ln28_2

]]></Node>
<StgValue><ssdm name="sext_ln28_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22 %gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln28_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="6">
<![CDATA[
:0 %trunc_ln31 = trunc i6 %select_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1 %shl_ln31_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln31_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln31 = zext i7 %shl_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln31 = add i64 %zext_ln31, i64 %add_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="62">
<![CDATA[
:5 %sext_ln31 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %add_ln31_1 = add i64 %zext_ln31, i64 %add_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="62">
<![CDATA[
:12 %sext_ln31_1 = sext i62 %trunc_ln31_1

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %add_ln31_2 = add i64 %zext_ln31, i64 %add_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %trunc_ln31_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln31_2"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="62">
<![CDATA[
:21 %sext_ln31_2 = sext i62 %trunc_ln31_2

]]></Node>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22 %gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln31_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="158" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="166" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_3_req"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_3_req"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_2_req"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_2_req"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_1_req"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_1_req"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_load_req"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14 %gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem1_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:8 %gmem0_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_6

]]></Node>
<StgValue><ssdm name="gmem0_addr_6_read"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15 %gmem1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_3

]]></Node>
<StgValue><ssdm name="gmem1_addr_3_read"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:8 %gmem0_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_4

]]></Node>
<StgValue><ssdm name="gmem0_addr_4_read"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15 %gmem1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_2

]]></Node>
<StgValue><ssdm name="gmem1_addr_2_read"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:8 %gmem0_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_2

]]></Node>
<StgValue><ssdm name="gmem0_addr_2_read"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15 %gmem1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_1

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_read"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:8 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:15 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
:9 %bitcast_ln30 = bitcast i32 %gmem0_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
:16 %bitcast_ln30_1 = bitcast i32 %gmem1_addr_3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln30_1"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
:9 %bitcast_ln29 = bitcast i32 %gmem0_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
:16 %bitcast_ln29_1 = bitcast i32 %gmem1_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:9 %bitcast_ln28 = bitcast i32 %gmem0_addr_2_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:16 %bitcast_ln28_1 = bitcast i32 %gmem1_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:9 %bitcast_ln31 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:16 %bitcast_ln31_1 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln31_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="10" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="9" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="238" st_id="16" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="8" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="242" st_id="17" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="7" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="6" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="250" st_id="19" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="5" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="253" st_id="20" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="4" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="3" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="259" st_id="22" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="2" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="262" st_id="23" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="10">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="265" st_id="24" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="266" st_id="25" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="267" st_id="26" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="268" st_id="27" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="269" st_id="28" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="270" st_id="29" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23 %gmem0_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_req"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23 %gmem0_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_req"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23 %gmem0_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_req"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23 %gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="275" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
:19 %bitcast_ln30_2 = bitcast i32 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln30_2"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
:24 %write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_7, i32 %bitcast_ln30_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:19 %bitcast_ln29_2 = bitcast i32 %mul

]]></Node>
<StgValue><ssdm name="bitcast_ln29_2"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
:24 %write_ln29 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_5, i32 %bitcast_ln29_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:19 %bitcast_ln28_2 = bitcast i32 %add9

]]></Node>
<StgValue><ssdm name="bitcast_ln28_2"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
:24 %write_ln28 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_3, i32 %bitcast_ln28_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:19 %bitcast_ln31_2 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln31_2"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
:24 %write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_1, i32 %bitcast_ln31_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="283" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>

<operation id="285" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="287" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="291" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>

<operation id="292" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>

<operation id="293" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="294" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="295" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="299" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7

]]></Node>
<StgValue><ssdm name="gmem0_addr_7_resp"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln30 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5

]]></Node>
<StgValue><ssdm name="gmem0_addr_5_resp"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln29 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3

]]></Node>
<StgValue><ssdm name="gmem0_addr_3_resp"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln28 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:25 %gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_resp"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_read" val="!0"/>
<literal name="opcode_read" val="!1"/>
<literal name="opcode_read" val="!2"/>
<literal name="opcode_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:26 %br_ln31 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
:0 %ret_ln36 = ret

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
