#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000271f7544380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000271f7579fd0 .scope module, "mem_tb" "mem_tb" 3 3;
 .timescale -9 -12;
P_00000271f75552b0 .param/l "num_inputs" 1 3 8, +C4<00000000000000000000000000000100>;
P_00000271f75552e8 .param/l "num_regs" 1 3 7, +C4<00000000000000000000000000010000>;
P_00000271f7555320 .param/l "total_inputs" 1 3 9, +C4<000000000000000000000000000001000>;
P_00000271f7555358 .param/l "width" 1 3 6, +C4<00000000000000000000000000010000>;
v00000271f75d1550_0 .array/port v00000271f75d1550, 0;
L_00000271f75d4ec0 .functor BUFZ 16, v00000271f75d1550_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_1 .array/port v00000271f75d1550, 1;
L_00000271f75d52b0 .functor BUFZ 16, v00000271f75d1550_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_2 .array/port v00000271f75d1550, 2;
L_00000271f75d5320 .functor BUFZ 16, v00000271f75d1550_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_3 .array/port v00000271f75d1550, 3;
L_00000271f75d5400 .functor BUFZ 16, v00000271f75d1550_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_4 .array/port v00000271f75d1550, 4;
L_00000271f75d4f30 .functor BUFZ 16, v00000271f75d1550_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_5 .array/port v00000271f75d1550, 5;
L_00000271f75d4bb0 .functor BUFZ 16, v00000271f75d1550_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_6 .array/port v00000271f75d1550, 6;
L_00000271f75d4980 .functor BUFZ 16, v00000271f75d1550_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_7 .array/port v00000271f75d1550, 7;
L_00000271f75d4d00 .functor BUFZ 16, v00000271f75d1550_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d1550_8 .array/port v00000271f75d1550, 8;
L_00000271f75d4c20 .functor BUFZ 16, v00000271f75d1550_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d2bf0_0 .var "clk", 0 0;
v00000271f75d3370_0 .var "on_off", 0 0;
v00000271f75d2ab0_0 .net "on_off_vector_fu", 0 0, L_00000271f756b780;  1 drivers
v00000271f75d2650 .array "r_data_out", 0 8;
v00000271f75d2650_0 .net v00000271f75d2650 0, 15 0, L_00000271f75d4ec0; 1 drivers
v00000271f75d2650_1 .net v00000271f75d2650 1, 15 0, L_00000271f75d52b0; 1 drivers
v00000271f75d2650_2 .net v00000271f75d2650 2, 15 0, L_00000271f75d5320; 1 drivers
v00000271f75d2650_3 .net v00000271f75d2650 3, 15 0, L_00000271f75d5400; 1 drivers
v00000271f75d2650_4 .net v00000271f75d2650 4, 15 0, L_00000271f75d4f30; 1 drivers
v00000271f75d2650_5 .net v00000271f75d2650 5, 15 0, L_00000271f75d4bb0; 1 drivers
v00000271f75d2650_6 .net v00000271f75d2650 6, 15 0, L_00000271f75d4980; 1 drivers
v00000271f75d2650_7 .net v00000271f75d2650 7, 15 0, L_00000271f75d4d00; 1 drivers
v00000271f75d2650_8 .net v00000271f75d2650 8, 15 0, L_00000271f75d4c20; 1 drivers
v00000271f75d3870_0 .var "reset", 0 0;
v00000271f75d2fb0 .array "w_data_in1", 0 3, 15 0;
v00000271f75d4450 .array "w_data_in2", 0 3, 15 0;
v00000271f75d3f50_0 .var "w_data_in3", 15 0;
v00000271f75d2970_0 .net "write_ack", 0 0, L_00000271f756b860;  1 drivers
v00000271f75d2f10_0 .var "write_en1", 0 0;
v00000271f75d3910_0 .var "write_en2", 0 0;
v00000271f75d26f0_0 .var "write_en3", 0 0;
v00000271f75d2c90_0 .net "write_rdy1", 0 0, v00000271f75d3050_0;  1 drivers
v00000271f75d41d0_0 .net "write_rdy2", 0 0, v00000271f75d2a10_0;  1 drivers
v00000271f75d35f0_0 .net "write_rdy3", 0 0, v00000271f75d3730_0;  1 drivers
S_00000271f75553a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 62, 3 62 0, S_00000271f7579fd0;
 .timescale -9 -12;
v00000271f75441e0_0 .var/2s "i", 31 0;
S_00000271f7555530 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 96, 3 96 0, S_00000271f7579fd0;
 .timescale -9 -12;
v00000271f7627220_0 .var/2s "i", 31 0;
S_00000271f7578140 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 102, 3 102 0, S_00000271f7579fd0;
 .timescale -9 -12;
v00000271f76270b0_0 .var/2s "i", 31 0;
S_00000271f75782d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 121, 3 121 0, S_00000271f7579fd0;
 .timescale -9 -12;
v00000271f7578460_0 .var/2s "i", 31 0;
S_00000271f7626ae0 .scope module, "mem_inst" "mem" 3 29, 4 4 0, S_00000271f7579fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "on_off";
    .port_info 3 /INPUT 1 "write_en1";
    .port_info 4 /OUTPUT 1 "write_rdy1";
    .port_info 5 /INPUT 64 "w_data_in1";
    .port_info 6 /INPUT 1 "write_en2";
    .port_info 7 /OUTPUT 1 "write_rdy2";
    .port_info 8 /INPUT 64 "w_data_in2";
    .port_info 9 /INPUT 1 "write_en3";
    .port_info 10 /OUTPUT 1 "write_rdy3";
    .port_info 11 /INPUT 16 "w_data_in3";
    .port_info 12 /OUTPUT 1 "write_ack";
    .port_info 13 /OUTPUT 144 "r_data_out";
    .port_info 14 /OUTPUT 1 "on_off_vector_fu";
P_00000271f7626c70 .param/l "num_inputs" 0 4 7, +C4<00000000000000000000000000000100>;
P_00000271f7626ca8 .param/l "num_regs" 0 4 6, +C4<00000000000000000000000000010000>;
P_00000271f7626ce0 .param/l "total_inputs" 0 4 8, +C4<000000000000000000000000000001000>;
P_00000271f7626d18 .param/l "width" 0 4 5, +C4<00000000000000000000000000010000>;
L_00000271f756b400 .functor OR 1, v00000271f75d2f10_0, v00000271f75d3910_0, C4<0>, C4<0>;
L_00000271f756b940 .functor OR 1, L_00000271f756b400, v00000271f75d26f0_0, C4<0>, C4<0>;
L_00000271f756b860 .functor BUFZ 1, v00000271f75d2220_0, C4<0>, C4<0>, C4<0>;
L_00000271f756b780 .functor AND 1, v00000271f75d3370_0, L_00000271f75d2790, C4<1>, C4<1>;
L_00000271f756b2b0 .functor BUFZ 1, L_00000271f756b780, C4<0>, C4<0>, C4<0>;
v00000271f75d2fb0_0 .array/port v00000271f75d2fb0, 0;
L_00000271f756b550 .functor BUFZ 16, v00000271f75d2fb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d2fb0_1 .array/port v00000271f75d2fb0, 1;
L_00000271f756b8d0 .functor BUFZ 16, v00000271f75d2fb0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d2fb0_2 .array/port v00000271f75d2fb0, 2;
L_00000271f756ba20 .functor BUFZ 16, v00000271f75d2fb0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d2fb0_3 .array/port v00000271f75d2fb0, 3;
L_00000271f756bd30 .functor BUFZ 16, v00000271f75d2fb0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d4450_0 .array/port v00000271f75d4450, 0;
L_00000271f756bb00 .functor BUFZ 16, v00000271f75d4450_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d4450_1 .array/port v00000271f75d4450, 1;
L_00000271f756bb70 .functor BUFZ 16, v00000271f75d4450_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d4450_2 .array/port v00000271f75d4450, 2;
L_00000271f756afa0 .functor BUFZ 16, v00000271f75d4450_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d4450_3 .array/port v00000271f75d4450, 3;
L_00000271f756aec0 .functor BUFZ 16, v00000271f75d4450_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000271f75d2400_0 .net *"_ivl_1", 0 0, L_00000271f756b400;  1 drivers
v00000271f75d1f00_0 .net *"_ivl_7", 0 0, L_00000271f75d2790;  1 drivers
v00000271f75d1aa0_0 .net "clk", 0 0, v00000271f75d2bf0_0;  1 drivers
v00000271f75d2040_0 .net "on_off", 0 0, v00000271f75d3370_0;  1 drivers
v00000271f75d24a0_0 .net "on_off_vector_fu", 0 0, L_00000271f756b780;  alias, 1 drivers
v00000271f75d2540 .array "r_data_out", 0 8;
v00000271f75d2540_0 .net v00000271f75d2540 0, 15 0, v00000271f75d1550_0; 1 drivers
v00000271f75d2540_1 .net v00000271f75d2540 1, 15 0, v00000271f75d1550_1; 1 drivers
v00000271f75d2540_2 .net v00000271f75d2540 2, 15 0, v00000271f75d1550_2; 1 drivers
v00000271f75d2540_3 .net v00000271f75d2540 3, 15 0, v00000271f75d1550_3; 1 drivers
v00000271f75d2540_4 .net v00000271f75d2540 4, 15 0, v00000271f75d1550_4; 1 drivers
v00000271f75d2540_5 .net v00000271f75d2540 5, 15 0, v00000271f75d1550_5; 1 drivers
v00000271f75d2540_6 .net v00000271f75d2540 6, 15 0, v00000271f75d1550_6; 1 drivers
v00000271f75d2540_7 .net v00000271f75d2540 7, 15 0, v00000271f75d1550_7; 1 drivers
v00000271f75d2540_8 .net v00000271f75d2540 8, 15 0, v00000271f75d1550_8; 1 drivers
v00000271f75d2180_0 .net "read_reg_en", 0 0, L_00000271f756b2b0;  1 drivers
v00000271f75d1960_0 .net "reset", 0 0, v00000271f75d3870_0;  1 drivers
v00000271f75d1be0 .array "w_data_in1", 0 3;
v00000271f75d1be0_0 .net v00000271f75d1be0 0, 15 0, v00000271f75d2fb0_0; 1 drivers
v00000271f75d1be0_1 .net v00000271f75d1be0 1, 15 0, v00000271f75d2fb0_1; 1 drivers
v00000271f75d1be0_2 .net v00000271f75d1be0 2, 15 0, v00000271f75d2fb0_2; 1 drivers
v00000271f75d1be0_3 .net v00000271f75d1be0 3, 15 0, v00000271f75d2fb0_3; 1 drivers
v00000271f75d1b40 .array "w_data_in2", 0 3;
v00000271f75d1b40_0 .net v00000271f75d1b40 0, 15 0, v00000271f75d4450_0; 1 drivers
v00000271f75d1b40_1 .net v00000271f75d1b40 1, 15 0, v00000271f75d4450_1; 1 drivers
v00000271f75d1b40_2 .net v00000271f75d1b40 2, 15 0, v00000271f75d4450_2; 1 drivers
v00000271f75d1b40_3 .net v00000271f75d1b40 3, 15 0, v00000271f75d4450_3; 1 drivers
v00000271f75d1d20_0 .net "w_data_in3", 15 0, v00000271f75d3f50_0;  1 drivers
v00000271f75d1dc0_0 .net "write_ack", 0 0, L_00000271f756b860;  alias, 1 drivers
v00000271f75d1820_0 .net "write_ack_wire", 0 0, v00000271f75d2220_0;  1 drivers
v00000271f75d1e60_0 .net "write_en1", 0 0, v00000271f75d2f10_0;  1 drivers
v00000271f75d1fa0_0 .net "write_en2", 0 0, v00000271f75d3910_0;  1 drivers
v00000271f75d4130_0 .net "write_en3", 0 0, v00000271f75d26f0_0;  1 drivers
v00000271f75d3050_0 .var "write_rdy1", 0 0;
v00000271f75d2a10_0 .var "write_rdy2", 0 0;
v00000271f75d3730_0 .var "write_rdy3", 0 0;
v00000271f75d2b50_0 .var "write_reg_en1", 0 0;
v00000271f75d2e70_0 .var "write_reg_en2", 0 0;
v00000271f75d37d0_0 .var "write_reg_en3", 0 0;
v00000271f75d3550_0 .net "writing", 0 0, L_00000271f756b940;  1 drivers
L_00000271f75d2790 .reduce/nor L_00000271f756b940;
S_00000271f757a6c0 .scope module, "regfile1" "regfile" 4 76, 5 9 0, S_00000271f7626ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /INPUT 1 "wen1";
    .port_info 5 /INPUT 64 "w_data1";
    .port_info 6 /INPUT 1 "wen2";
    .port_info 7 /INPUT 64 "w_data2";
    .port_info 8 /INPUT 1 "wen3";
    .port_info 9 /INPUT 16 "w_data3";
    .port_info 10 /OUTPUT 1 "wr_ack";
P_00000271f7626e60 .param/l "num_inputs" 0 5 12, +C4<00000000000000000000000000000100>;
P_00000271f7626e98 .param/l "num_regs" 0 5 11, +C4<00000000000000000000000000010000>;
P_00000271f7626ed0 .param/l "total_inputs" 0 5 13, +C4<000000000000000000000000000001000>;
P_00000271f7626f08 .param/l "width" 0 5 10, +C4<00000000000000000000000000010000>;
v00000271f75d14b0_0 .net "clk", 0 0, v00000271f75d2bf0_0;  alias, 1 drivers
v00000271f75d1550 .array "r_data", 0 8, 15 0;
v00000271f75d20e0 .array "registers", 15 0, 15 0;
v00000271f75d18c0_0 .net "ren", 0 0, L_00000271f756b2b0;  alias, 1 drivers
v00000271f75d1c80_0 .net "reset", 0 0, v00000271f75d3870_0;  alias, 1 drivers
v00000271f75d1640 .array "w_data1", 0 3;
v00000271f75d1640_0 .net v00000271f75d1640 0, 15 0, L_00000271f756b550; 1 drivers
v00000271f75d1640_1 .net v00000271f75d1640 1, 15 0, L_00000271f756b8d0; 1 drivers
v00000271f75d1640_2 .net v00000271f75d1640 2, 15 0, L_00000271f756ba20; 1 drivers
v00000271f75d1640_3 .net v00000271f75d1640 3, 15 0, L_00000271f756bd30; 1 drivers
v00000271f75d22c0 .array "w_data2", 0 3;
v00000271f75d22c0_0 .net v00000271f75d22c0 0, 15 0, L_00000271f756bb00; 1 drivers
v00000271f75d22c0_1 .net v00000271f75d22c0 1, 15 0, L_00000271f756bb70; 1 drivers
v00000271f75d22c0_2 .net v00000271f75d22c0 2, 15 0, L_00000271f756afa0; 1 drivers
v00000271f75d22c0_3 .net v00000271f75d22c0 3, 15 0, L_00000271f756aec0; 1 drivers
v00000271f75d16e0_0 .net "w_data3", 15 0, v00000271f75d3f50_0;  alias, 1 drivers
v00000271f75d2360_0 .net "wen1", 0 0, v00000271f75d2b50_0;  1 drivers
v00000271f75d1a00_0 .net "wen2", 0 0, v00000271f75d2e70_0;  1 drivers
v00000271f75d1780_0 .net "wen3", 0 0, v00000271f75d37d0_0;  1 drivers
v00000271f75d2220_0 .var "wr_ack", 0 0;
E_00000271f7576cf0 .event posedge, v00000271f75d14b0_0;
v00000271f75d20e0_0 .array/port v00000271f75d20e0, 0;
v00000271f75d20e0_1 .array/port v00000271f75d20e0, 1;
v00000271f75d20e0_2 .array/port v00000271f75d20e0, 2;
E_00000271f7576d30/0 .event anyedge, v00000271f75d18c0_0, v00000271f75d20e0_0, v00000271f75d20e0_1, v00000271f75d20e0_2;
v00000271f75d20e0_3 .array/port v00000271f75d20e0, 3;
v00000271f75d20e0_4 .array/port v00000271f75d20e0, 4;
v00000271f75d20e0_5 .array/port v00000271f75d20e0, 5;
v00000271f75d20e0_6 .array/port v00000271f75d20e0, 6;
E_00000271f7576d30/1 .event anyedge, v00000271f75d20e0_3, v00000271f75d20e0_4, v00000271f75d20e0_5, v00000271f75d20e0_6;
v00000271f75d20e0_7 .array/port v00000271f75d20e0, 7;
v00000271f75d20e0_8 .array/port v00000271f75d20e0, 8;
v00000271f75d20e0_9 .array/port v00000271f75d20e0, 9;
v00000271f75d20e0_10 .array/port v00000271f75d20e0, 10;
E_00000271f7576d30/2 .event anyedge, v00000271f75d20e0_7, v00000271f75d20e0_8, v00000271f75d20e0_9, v00000271f75d20e0_10;
v00000271f75d20e0_11 .array/port v00000271f75d20e0, 11;
v00000271f75d20e0_12 .array/port v00000271f75d20e0, 12;
v00000271f75d20e0_13 .array/port v00000271f75d20e0, 13;
v00000271f75d20e0_14 .array/port v00000271f75d20e0, 14;
E_00000271f7576d30/3 .event anyedge, v00000271f75d20e0_11, v00000271f75d20e0_12, v00000271f75d20e0_13, v00000271f75d20e0_14;
v00000271f75d20e0_15 .array/port v00000271f75d20e0, 15;
E_00000271f7576d30/4 .event anyedge, v00000271f75d20e0_15;
E_00000271f7576d30 .event/or E_00000271f7576d30/0, E_00000271f7576d30/1, E_00000271f7576d30/2, E_00000271f7576d30/3, E_00000271f7576d30/4;
S_00000271f757a850 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 44, 5 44 0, S_00000271f757a6c0;
 .timescale -9 -12;
v00000271f757a9e0_0 .var/2s "i", 31 0;
S_00000271f757aa80 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 49, 5 49 0, S_00000271f757a6c0;
 .timescale -9 -12;
v00000271f75ce960_0 .var/2s "i", 31 0;
S_00000271f75cea00 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 60, 5 60 0, S_00000271f757a6c0;
 .timescale -9 -12;
v00000271f75ceb90_0 .var/2s "i", 31 0;
S_00000271f75cf040 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 5 67, 5 67 0, S_00000271f757a6c0;
 .timescale -9 -12;
v00000271f75d11e0_0 .var/2s "i", 31 0;
S_00000271f75d1280 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 5 74, 5 74 0, S_00000271f757a6c0;
 .timescale -9 -12;
v00000271f75d1410_0 .var/2s "i", 31 0;
    .scope S_00000271f757a6c0;
T_0 ;
    %wait E_00000271f7576d30;
    %load/vec4 v00000271f75d18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_00000271f757a850;
    %jmp t_0;
    .scope S_00000271f757a850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f757a9e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000271f757a9e0_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v00000271f757a9e0_0;
    %load/vec4a v00000271f75d20e0, 4;
    %ix/getv/s 4, v00000271f757a9e0_0;
    %store/vec4a v00000271f75d1550, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000271f757a9e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000271f757a9e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_00000271f757a6c0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_00000271f757aa80;
    %jmp t_2;
    .scope S_00000271f757aa80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f75ce960_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000271f75ce960_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000271f75ce960_0;
    %store/vec4a v00000271f75d1550, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000271f75ce960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000271f75ce960_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_00000271f757a6c0;
t_2 %join;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000271f757a6c0;
T_1 ;
    %wait E_00000271f7576cf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d2220_0, 0;
    %load/vec4 v00000271f75d1c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_00000271f75cea00;
    %jmp t_4;
    .scope S_00000271f75cea00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f75ceb90_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000271f75ceb90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000271f75ceb90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271f75d20e0, 0, 4;
    %load/vec4 v00000271f75ceb90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000271f75ceb90_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_00000271f757a6c0;
t_4 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000271f75d18c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000271f75d2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %fork t_7, S_00000271f75cf040;
    %jmp t_6;
    .scope S_00000271f75cf040;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f75d11e0_0, 0, 32;
T_1.8 ;
    %load/vec4 v00000271f75d11e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.9, 5;
    %ix/getv/s 4, v00000271f75d11e0_0;
    %load/vec4a v00000271f75d1640, 4;
    %ix/getv/s 3, v00000271f75d11e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271f75d20e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000271f75d11e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000271f75d11e0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %end;
    .scope S_00000271f757a6c0;
t_6 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d2220_0, 0;
T_1.6 ;
    %load/vec4 v00000271f75d1a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %fork t_9, S_00000271f75d1280;
    %jmp t_8;
    .scope S_00000271f75d1280;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f75d1410_0, 0, 32;
T_1.12 ;
    %load/vec4 v00000271f75d1410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.13, 5;
    %ix/getv/s 4, v00000271f75d1410_0;
    %load/vec4a v00000271f75d22c0, 4;
    %load/vec4 v00000271f75d1410_0;
    %addi 4, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271f75d20e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000271f75d1410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000271f75d1410_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %end;
    .scope S_00000271f757a6c0;
t_8 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d2220_0, 0;
T_1.10 ;
    %load/vec4 v00000271f75d1780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v00000271f75d16e0_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271f75d20e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d2220_0, 0;
T_1.14 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000271f7626ae0;
T_2 ;
    %wait E_00000271f7576cf0;
    %load/vec4 v00000271f75d1960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d2e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d37d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d3050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d2a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d3730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d2e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271f75d37d0_0, 0;
    %load/vec4 v00000271f75d2040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000271f75d1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %assign/vec4 v00000271f75d3050_0, 0;
    %load/vec4 v00000271f75d1fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %assign/vec4 v00000271f75d2a10_0, 0;
    %load/vec4 v00000271f75d4130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v00000271f75d3730_0, 0;
T_2.2 ;
    %load/vec4 v00000271f75d2040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v00000271f75d1dc0_0;
    %nor/r;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v00000271f75d1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d2b50_0, 0;
T_2.13 ;
    %load/vec4 v00000271f75d1fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d2e70_0, 0;
T_2.15 ;
    %load/vec4 v00000271f75d4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271f75d37d0_0, 0;
T_2.17 ;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000271f7579fd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d2bf0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000271f75d2bf0_0;
    %inv;
    %store/vec4 v00000271f75d2bf0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000271f7579fd0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %fork t_11, S_00000271f75553a0;
    %jmp t_10;
    .scope S_00000271f75553a0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f75441e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000271f75441e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000271f75441e0_0;
    %addi 1, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v00000271f75441e0_0;
    %store/vec4a v00000271f75d2fb0, 4, 0;
    %load/vec4 v00000271f75441e0_0;
    %addi 10, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v00000271f75441e0_0;
    %store/vec4a v00000271f75d4450, 4, 0;
    %load/vec4 v00000271f75441e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000271f75441e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000271f7579fd0;
t_10 %join;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v00000271f75d3f50_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3870_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d3370_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 95 "$display", "Read Data (After Individual Writes):" {0 0 0};
    %fork t_13, S_00000271f7555530;
    %jmp t_12;
    .scope S_00000271f7555530;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f7627220_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000271f7627220_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %vpi_call/w 3 97 "$display", "r_data_out[%0d] = %0d", v00000271f7627220_0, &A<v00000271f75d2650, v00000271f7627220_0 > {0 0 0};
    %load/vec4 v00000271f7627220_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000271f7627220_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_00000271f7579fd0;
t_12 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3370_0, 0, 1;
    %fork t_15, S_00000271f7578140;
    %jmp t_14;
    .scope S_00000271f7578140;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f76270b0_0, 0, 32;
T_4.4 ;
    %load/vec4 v00000271f76270b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v00000271f76270b0_0;
    %addi 2, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v00000271f76270b0_0;
    %store/vec4a v00000271f75d2fb0, 4, 0;
    %load/vec4 v00000271f76270b0_0;
    %addi 20, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v00000271f76270b0_0;
    %store/vec4a v00000271f75d4450, 4, 0;
    %load/vec4 v00000271f76270b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000271f76270b0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_00000271f7579fd0;
t_14 %join;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v00000271f75d3f50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d3370_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 120 "$display", "Read Data (After simultaneous writes):" {0 0 0};
    %fork t_17, S_00000271f75782d0;
    %jmp t_16;
    .scope S_00000271f75782d0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271f7578460_0, 0, 32;
T_4.6 ;
    %load/vec4 v00000271f7578460_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_4.7, 5;
    %vpi_call/w 3 122 "$display", "r_data_out[%0d] = %0d", v00000271f7578460_0, &A<v00000271f75d2650, v00000271f7578460_0 > {0 0 0};
    %load/vec4 v00000271f7578460_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000271f7578460_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
    .scope S_00000271f7579fd0;
t_16 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 129 "$display", "write_rdy1=%0b, write_rdy2=%0b, write_rdy3=%0b", v00000271f75d2c90_0, v00000271f75d41d0_0, v00000271f75d35f0_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d2f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d3910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271f75d26f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 149 "$display", "write_rdy1=%0b, write_rdy2=%0b, write_rdy3=%0b", v00000271f75d2c90_0, v00000271f75d41d0_0, v00000271f75d35f0_0 {0 0 0};
    %vpi_call/w 3 151 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "mem_tb.sv";
    "../../../src/v_tile/mem/mem.sv";
    "./../../../src/v_tile/mem/regfile.sv";
