{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684840035344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684840035344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 18:07:14 2023 " "Processing started: Tue May 23 18:07:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684840035344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684840035344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684840035344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1684840035670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_8_BIT " "Found entity 1: ADDER_8_BIT" {  } { { "ADDER_8_BIT.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/ADDER_8_BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684840035692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684840035692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/FULL_ADDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684840035693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684840035693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dabble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dabble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DABBLE " "Found entity 1: DABBLE" {  } { { "DABBLE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/DABBLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684840035694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684840035694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.bdf 1 1 " "Found 1 design units, including 1 entities, in source file double_dabble.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DOUBLE_DABBLE " "Found entity 1: DOUBLE_DABBLE" {  } { { "DOUBLE_DABBLE.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/DOUBLE_DABBLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684840035695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684840035695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tcc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TCC " "Found entity 1: TCC" {  } { { "TCC.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/TCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684840035695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684840035695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_led_7_segments.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_led_7_segments.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Led_7_Segments " "Found entity 1: Display_Led_7_Segments" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684840035696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684840035696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display_Led_7_Segments " "Elaborating entity \"Display_Led_7_Segments\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684840035714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74247 74247:inst40 " "Elaborating entity \"74247\" for hierarchy \"74247:inst40\"" {  } { { "Display_Led_7_Segments.bdf" "inst40" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 392 1072 1184 552 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684840035726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74247:inst40 " "Elaborated megafunction instantiation \"74247:inst40\"" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 392 1072 1184 552 "inst40" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684840035727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOUBLE_DABBLE DOUBLE_DABBLE:inst " "Elaborating entity \"DOUBLE_DABBLE\" for hierarchy \"DOUBLE_DABBLE:inst\"" {  } { { "Display_Led_7_Segments.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 192 728 824 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684840035727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DABBLE DOUBLE_DABBLE:inst\|DABBLE:inst4 " "Elaborating entity \"DABBLE\" for hierarchy \"DOUBLE_DABBLE:inst\|DABBLE:inst4\"" {  } { { "DOUBLE_DABBLE.bdf" "inst4" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/DOUBLE_DABBLE.bdf" { { 8 848 944 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684840035728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCC TCC:inAst " "Elaborating entity \"TCC\" for hierarchy \"TCC:inAst\"" {  } { { "Display_Led_7_Segments.bdf" "inAst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 224 416 560 320 "inAst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684840035732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER TCC:inAst\|FULL_ADDER:inst " "Elaborating entity \"FULL_ADDER\" for hierarchy \"TCC:inAst\|FULL_ADDER:inst\"" {  } { { "TCC.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/TCC.bdf" { { 176 360 456 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684840035733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 TCC:inAst\|FULL_ADDER:inst\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"TCC:inAst\|FULL_ADDER:inst\|XOR3:inst\"" {  } { { "FULL_ADDER.bdf" "inst" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/FULL_ADDER.bdf" { { 352 728 832 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684840035740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TCC:inAst\|FULL_ADDER:inst\|XOR3:inst " "Elaborated megafunction instantiation \"TCC:inAst\|FULL_ADDER:inst\|XOR3:inst\"" {  } { { "FULL_ADDER.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/FULL_ADDER.bdf" { { 352 728 832 432 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684840035740 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OA0 VCC " "Pin \"OA0\" is stuck at VCC" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 408 1224 1400 424 "OA0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684840036502 "|Display_Led_7_Segments|OA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HA2 VCC " "Pin \"HA2\" is stuck at VCC" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 56 1224 1400 72 "HA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684840036502 "|Display_Led_7_Segments|HA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC2 GND " "Pin \"HC2\" is stuck at GND" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 88 1224 1400 104 "HC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684840036502 "|Display_Led_7_Segments|HC2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HD2 GND " "Pin \"HD2\" is stuck at GND" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 104 1224 1400 120 "HD2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684840036502 "|Display_Led_7_Segments|HD2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TA1 VCC " "Pin \"TA1\" is stuck at VCC" {  } { { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 232 1224 1400 248 "TA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684840036502 "|Display_Led_7_Segments|TA1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684840036502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684840036652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684840036652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684840036668 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684840036668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684840036668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684840036668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684840036680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 18:07:16 2023 " "Processing ended: Tue May 23 18:07:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684840036680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684840036680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684840036680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684840036680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684840038571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684840038571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 18:07:17 2023 " "Processing started: Tue May 23 18:07:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684840038571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684840038571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684840038571 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684840038615 ""}
{ "Info" "0" "" "Project  = Display_Led_7_Segments" {  } {  } 0 0 "Project  = Display_Led_7_Segments" 0 0 "Fitter" 0 0 1684840038616 ""}
{ "Info" "0" "" "Revision = Display_Led_7_Segments" {  } {  } 0 0 "Revision = Display_Led_7_Segments" 0 0 "Fitter" 0 0 1684840038616 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1684840038792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Display_Led_7_Segments EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Display_Led_7_Segments\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684840038795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684840038812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684840038812 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684840038845 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684840038850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684840039168 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684840039168 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684840039168 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684840039169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684840039169 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684840039169 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684840039169 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIGN " "Pin SIGN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SIGN } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 8 1232 1408 24 "SIGN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OA0 " "Pin OA0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OA0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 408 1224 1400 424 "OA0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OB0 " "Pin OB0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OB0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 424 1224 1400 440 "OB0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OB0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OC0 " "Pin OC0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OC0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 440 1224 1400 456 "OC0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OC0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OD0 " "Pin OD0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OD0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 456 1224 1400 472 "OD0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OD0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OE0 " "Pin OE0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OE0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 472 1224 1400 488 "OE0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OE0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF0 " "Pin OF0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OF0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 488 1224 1400 504 "OF0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OF0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OG0 " "Pin OG0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OG0 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 504 1224 1400 520 "OG0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OG0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HA2 " "Pin HA2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HA2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 56 1224 1400 72 "HA2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HA2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HB2 " "Pin HB2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HB2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 72 1224 1400 88 "HB2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HB2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HC2 " "Pin HC2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HC2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 88 1224 1400 104 "HC2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HD2 " "Pin HD2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HD2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 104 1224 1400 120 "HD2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HD2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HE2 " "Pin HE2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HE2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 120 1224 1400 136 "HE2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HE2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HF2 " "Pin HF2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HF2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 136 1224 1400 152 "HF2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HF2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HG2 " "Pin HG2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HG2 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 152 1224 1400 168 "HG2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HG2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TA1 " "Pin TA1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TA1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 232 1224 1400 248 "TA1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TB1 " "Pin TB1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TB1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 1224 1400 264 "TB1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TB1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TC1 " "Pin TC1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TC1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 264 1224 1400 280 "TC1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TC1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD1 " "Pin TD1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TD1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 280 1224 1400 296 "TD1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TE1 " "Pin TE1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TE1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 296 1224 1400 312 "TE1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TF1 " "Pin TF1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TF1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 312 1224 1400 328 "TF1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TF1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TG1 " "Pin TG1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TG1 } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 328 1224 1400 344 "TG1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TG1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[7\] " "Pin Num\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[7] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[5\] " "Pin Num\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[5] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[4\] " "Pin Num\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[4] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[3\] " "Pin Num\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[3] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[2\] " "Pin Num\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[2] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[1\] " "Pin Num\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[1] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[0\] " "Pin Num\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[0] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num\[6\] " "Pin Num\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num[6] } } } { "Display_Led_7_Segments.bdf" "" { Schematic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/Display_Led_7_Segments.bdf" { { 248 168 336 264 "Num" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1684840039222 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1684840039222 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Display_Led_7_Segments.sdc " "Synopsys Design Constraints File file not found: 'Display_Led_7_Segments.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684840039291 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684840039291 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1684840039291 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1684840039291 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684840039292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684840039293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1684840039294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684840039294 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 8 22 0 " "Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 8 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1684840039294 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1684840039294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684840039294 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1684840039295 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1684840039295 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684840039295 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684840039304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684840040206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684840040250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684840040254 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684840040357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684840040357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684840040387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1684840040892 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684840040892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684840040948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1684840040949 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1684840040949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684840040949 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1684840040954 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684840040955 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SIGN 0 " "Pin \"SIGN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OA0 0 " "Pin \"OA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB0 0 " "Pin \"OB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OC0 0 " "Pin \"OC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OD0 0 " "Pin \"OD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE0 0 " "Pin \"OE0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF0 0 " "Pin \"OF0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OG0 0 " "Pin \"OG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HA2 0 " "Pin \"HA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HB2 0 " "Pin \"HB2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HC2 0 " "Pin \"HC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HD2 0 " "Pin \"HD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HE2 0 " "Pin \"HE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HF2 0 " "Pin \"HF2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HG2 0 " "Pin \"HG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TA1 0 " "Pin \"TA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TB1 0 " "Pin \"TB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TC1 0 " "Pin \"TC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD1 0 " "Pin \"TD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE1 0 " "Pin \"TE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TF1 0 " "Pin \"TF1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TG1 0 " "Pin \"TG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1684840040957 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1684840040957 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684840041004 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684840041009 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684840041057 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684840041228 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1684840041276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/output_files/Display_Led_7_Segments.fit.smsg " "Generated suppressed messages file D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/output_files/Display_Led_7_Segments.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684840041321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684840041384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 18:07:21 2023 " "Processing ended: Tue May 23 18:07:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684840041384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684840041384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684840041384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684840041384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684840043173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684840043173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 18:07:22 2023 " "Processing started: Tue May 23 18:07:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684840043173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684840043173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684840043173 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684840044065 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684840044095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684840044394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 18:07:24 2023 " "Processing ended: Tue May 23 18:07:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684840044394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684840044394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684840044394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684840044394 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684840044941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684840046261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684840046261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 18:07:25 2023 " "Processing started: Tue May 23 18:07:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684840046261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684840046261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Display_Led_7_Segments -c Display_Led_7_Segments " "Command: quartus_sta Display_Led_7_Segments -c Display_Led_7_Segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684840046261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1684840046310 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1684840046507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684840046527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684840046527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Display_Led_7_Segments.sdc " "Synopsys Design Constraints File file not found: 'Display_Led_7_Segments.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1684840046572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1684840046572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1684840046572 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1684840046572 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1684840046573 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1684840046576 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1684840046577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046583 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1684840046588 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1684840046588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1684840046593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1684840046594 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1684840046594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1684840046600 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1684840046605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1684840046617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1684840046618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684840046646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 18:07:26 2023 " "Processing ended: Tue May 23 18:07:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684840046646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684840046646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684840046646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684840046646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684840048419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684840048420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 18:07:27 2023 " "Processing started: Tue May 23 18:07:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684840048420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684840048420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Display_Led_7_Segments -c Display_Led_7_Segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684840048420 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Display_Led_7_Segments.vo\", \"Display_Led_7_Segments_fast.vo Display_Led_7_Segments_v.sdo Display_Led_7_Segments_v_fast.sdo D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/simulation/modelsim/ simulation " "Generated files \"Display_Led_7_Segments.vo\", \"Display_Led_7_Segments_fast.vo\", \"Display_Led_7_Segments_v.sdo\" and \"Display_Led_7_Segments_v_fast.sdo\" in directory \"D:/University/THIET_KE_LUAN_LY_SO/exercises/Display_Led_7_Segments/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1684840048730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684840048749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 18:07:28 2023 " "Processing ended: Tue May 23 18:07:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684840048749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684840048749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684840048749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684840048749 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684840049315 ""}
