{"vcs1":{"timestamp_begin":1739968619.691938958, "rt":3.39, "ut":3.16, "st":0.18}}
{"vcselab":{"timestamp_begin":1739968623.161854306, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739968623.478574143, "rt":0.24, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739968619.400391408}
{"VCS_COMP_START_TIME": 1739968619.400391408}
{"VCS_COMP_END_TIME": 1739968623.780759542}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287820}}
{"vcselab": {"peak_mem": 150352}}
