MANIFEST.in
README.md
setup.py
pythondata_cpu_lm32/__init__.py
pythondata_cpu_lm32.egg-info/PKG-INFO
pythondata_cpu_lm32.egg-info/SOURCES.txt
pythondata_cpu_lm32.egg-info/dependency_links.txt
pythondata_cpu_lm32.egg-info/not-zip-safe
pythondata_cpu_lm32.egg-info/top_level.txt
pythondata_cpu_lm32/verilog/LICENSE.LATTICE
pythondata_cpu_lm32/verilog/README
pythondata_cpu_lm32/verilog/doc/Makefile
pythondata_cpu_lm32/verilog/doc/mmu.rst
pythondata_cpu_lm32/verilog/rtl/jtag_cores.v
pythondata_cpu_lm32/verilog/rtl/jtag_tap_spartan6.v
pythondata_cpu_lm32/verilog/rtl/lm32_adder.v
pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v
pythondata_cpu_lm32/verilog/rtl/lm32_config.v.sample
pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v
pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v
pythondata_cpu_lm32/verilog/rtl/lm32_debug.v
pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v
pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v
pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v
pythondata_cpu_lm32/verilog/rtl/lm32_icache.v
pythondata_cpu_lm32/verilog/rtl/lm32_include.v
pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v
pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v
pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v
pythondata_cpu_lm32/verilog/rtl/lm32_jtag.v
pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v
pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v
pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v
pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v
pythondata_cpu_lm32/verilog/rtl/lm32_ram.v
pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v
pythondata_cpu_lm32/verilog/rtl/lm32_top.v
pythondata_cpu_lm32/verilog/test/.gitignore
pythondata_cpu_lm32/verilog/test/Makefile
pythondata_cpu_lm32/verilog/test/crt.S
pythondata_cpu_lm32/verilog/test/hello_world.c
pythondata_cpu_lm32/verilog/test/linker.ld
pythondata_cpu_lm32/verilog/test/lm32_config.v
pythondata_cpu_lm32/verilog/test/pipe1.S
pythondata_cpu_lm32/verilog/test/tb_lm32_system.v
pythondata_cpu_lm32/verilog/test/unittests/.gitignore
pythondata_cpu_lm32/verilog/test/unittests/Makefile
pythondata_cpu_lm32/verilog/test/unittests/crt.S
pythondata_cpu_lm32/verilog/test/unittests/linker.ld
pythondata_cpu_lm32/verilog/test/unittests/macros.inc
pythondata_cpu_lm32/verilog/test/unittests/test_add.S
pythondata_cpu_lm32/verilog/test/unittests/test_addi.S
pythondata_cpu_lm32/verilog/test/unittests/test_and.S
pythondata_cpu_lm32/verilog/test/unittests/test_andhi.S
pythondata_cpu_lm32/verilog/test/unittests/test_andi.S
pythondata_cpu_lm32/verilog/test/unittests/test_b.S
pythondata_cpu_lm32/verilog/test/unittests/test_be.S
pythondata_cpu_lm32/verilog/test/unittests/test_bg.S
pythondata_cpu_lm32/verilog/test/unittests/test_bge.S
pythondata_cpu_lm32/verilog/test/unittests/test_bgeu.S
pythondata_cpu_lm32/verilog/test/unittests/test_bgu.S
pythondata_cpu_lm32/verilog/test/unittests/test_bi.S
pythondata_cpu_lm32/verilog/test/unittests/test_bne.S
pythondata_cpu_lm32/verilog/test/unittests/test_break.S
pythondata_cpu_lm32/verilog/test/unittests/test_bret.S
pythondata_cpu_lm32/verilog/test/unittests/test_call.S
pythondata_cpu_lm32/verilog/test/unittests/test_calli.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpe.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpei.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpg.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpge.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpgei.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpgeu.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpgeui.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpgi.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpgu.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpgui.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpne.S
pythondata_cpu_lm32/verilog/test/unittests/test_cmpnei.S
pythondata_cpu_lm32/verilog/test/unittests/test_divu.S
pythondata_cpu_lm32/verilog/test/unittests/test_eret.S
pythondata_cpu_lm32/verilog/test/unittests/test_lb.S
pythondata_cpu_lm32/verilog/test/unittests/test_lbu.S
pythondata_cpu_lm32/verilog/test/unittests/test_lh.S
pythondata_cpu_lm32/verilog/test/unittests/test_lhu.S
pythondata_cpu_lm32/verilog/test/unittests/test_lw.S
pythondata_cpu_lm32/verilog/test/unittests/test_mmu.S
pythondata_cpu_lm32/verilog/test/unittests/test_modu.S
pythondata_cpu_lm32/verilog/test/unittests/test_mul.S
pythondata_cpu_lm32/verilog/test/unittests/test_muli.S
pythondata_cpu_lm32/verilog/test/unittests/test_nor.S
pythondata_cpu_lm32/verilog/test/unittests/test_nori.S
pythondata_cpu_lm32/verilog/test/unittests/test_or.S
pythondata_cpu_lm32/verilog/test/unittests/test_orhi.S
pythondata_cpu_lm32/verilog/test/unittests/test_ori.S
pythondata_cpu_lm32/verilog/test/unittests/test_ret.S
pythondata_cpu_lm32/verilog/test/unittests/test_sb.S
pythondata_cpu_lm32/verilog/test/unittests/test_scall.S
pythondata_cpu_lm32/verilog/test/unittests/test_sextb.S
pythondata_cpu_lm32/verilog/test/unittests/test_sexth.S
pythondata_cpu_lm32/verilog/test/unittests/test_sh.S
pythondata_cpu_lm32/verilog/test/unittests/test_sl.S
pythondata_cpu_lm32/verilog/test/unittests/test_sli.S
pythondata_cpu_lm32/verilog/test/unittests/test_sr.S
pythondata_cpu_lm32/verilog/test/unittests/test_sri.S
pythondata_cpu_lm32/verilog/test/unittests/test_sru.S
pythondata_cpu_lm32/verilog/test/unittests/test_srui.S
pythondata_cpu_lm32/verilog/test/unittests/test_sub.S
pythondata_cpu_lm32/verilog/test/unittests/test_sw.S
pythondata_cpu_lm32/verilog/test/unittests/test_xnor.S
pythondata_cpu_lm32/verilog/test/unittests/test_xnori.S
pythondata_cpu_lm32/verilog/test/unittests/test_xor.S
pythondata_cpu_lm32/verilog/test/unittests/test_xori.S