<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<module id="AArch32_Core" HW_revision="" XML_version="1.2" description="AArch32 Core Registers">
	<register id="PC" acronym="PC" width="32" description="Program Counter"/>
	<register id="SP" acronym="R13" width="32" description="General Purpose Register 13"/>
	<register id="LR" acronym="R14" width="32" description="General Purpose Register 14"/>
	<register id="DSPSR" acronym="DSPSR" width="32" description="Stores the status of interrupt enables and critical processor status signals">
		<bitfield id="N" width="1" begin="31" end="31" description="Sign bit of result" rwaccess="RW"/>
		<bitfield id="Z" width="1" begin="30" end="30" description="1 if result is zero, 0 otherwise" rwaccess="RW"/>
		<bitfield id="C" width="1" begin="29" end="29" description="Carry/borrow bit of operation" rwaccess="RW"/>
		<bitfield id="V" width="1" begin="28" end="28" description="Set to 1 if operation overflowed" rwaccess="RW"/>
		<bitfield id="Q" width="1" begin="27" end="27" description="Cumulative saturation bit" rwaccess="RW"/>
		<bitfield id="IT_10" width="2" begin="26" end="25" description="Bits 1:0 of If-Then state" rwaccess="RW"/>
		<bitfield id="J" width="1" begin="24" end="24" description="Jazelle state - obsolete in ARMv8" rwaccess="RW"/>
		<bitfield id="RES0" width="2" begin="23" end="22" description="Reserved 0" rwaccess="R"/>
		<bitfield id="SS" width="1" begin="21" end="21" description="Software step enabled" rwaccess="RW"/>
		<bitfield id="IL" width="1" begin="20" end="20" description="Illegal execution state" rwaccess="RW"/>
                <bitfield id="GE" width="4" begin="16" end="19" description="Greater than or Equal flags for parallel add/sub" rwaccess="RW"/>
		<bitfield id="IT_72" width="6" begin="10" end="19" description="Bits 7:2 of If-Then state" rwaccess="RW"/>
                <bitfield id="E" width="1" begin="9" end="9" description="Endian bit (0 little, 1 big)" rwaccess="RW"/>
                <bitfield id="A" width="1" begin="8" end="8" description="Asynchronous data abort mask bit" rwaccess="RW"/>
                <bitfield id="I" width="1" begin="7" end="7" description="IRQ mask bit" rwaccess="RW"/>
                <bitfield id="F" width="1" begin="6" end="6" description="FIQ mask bit" rwaccess="RW"/>
                <bitfield id="T" width="1" begin="5" end="5" description="Thumb execution state bit" rwaccess="RW"/>
                <bitfield id="M4" width="1" begin="4" end="4" description="Register width exception was taken from (1=AARCH32)" rwaccess="RW"/>
		<bitfield id="M30" width="3" begin="0" end="3" description="Mode exception was taken from" rwaccess="RW"/>
	</register>
	<register id="R0" acronym="R0" width="32" description="General Purpose Register 0"/>
	<register id="R1" acronym="R1" width="32" description="General Purpose Register 1"/>
	<register id="R2" acronym="R2" width="32" description="General Purpose Register 2"/>
	<register id="R3" acronym="R3" width="32" description="General Purpose Register 3"/>
	<register id="R4" acronym="R4" width="32" description="General Purpose Register 4"/>
	<register id="R5" acronym="R5" width="32" description="General Purpose Register 5"/>
	<register id="R6" acronym="R6" width="32" description="General Purpose Register 6"/>
	<register id="R7" acronym="R7" width="32" description="General Purpose Register 7"/>
	<register id="R8" acronym="R8" width="32" description="General Purpose Register 8"/>
	<register id="R9" acronym="R9" width="32" description="General Purpose Register 9"/>
	<register id="R10" acronym="R10" width="32" description="General Purpose Register 10"/>
	<register id="R11" acronym="R11" width="32" description="General Purpose Register 11"/>
	<register id="R12" acronym="R12" width="32" description="General Purpose Register 12"/>
	<register id="R13" acronym="R13" width="32" description="General Purpose Register 13"/>
	<register id="R14" acronym="R14" width="32" description="General Purpose Register 14"/>
</module>
