<stg><name>Conv_sysarr</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="25" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
bb437:9 %weight_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
bb437:10 %weight_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
bb437:11 %weight_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
bb437:12 %weight_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
bb437:13 %data_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
bb437:14 %data_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
bb437:15 %data_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
bb437:16 %data_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
bb437:17 %bias_l1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
bb437:18 %bias_l1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
bb437:19 %bias_l1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
bb437:20 %bias_l1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l1_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
bb437:21 %output_l1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb437:22 %output_l1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
bb437:23 %output_l1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb437:24 %output_l1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
bb437:25 %bias_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V

]]></Node>
<StgValue><ssdm name="bias_in_V_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb437:38 %div30_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="div30_cast"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb437:26 %bias_in_V_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="bias_in_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="256">
<![CDATA[
bb437:27 %C = trunc i256 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="256">
<![CDATA[
bb437:28 %trunc_ln135 = trunc i256 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb437:29 %bias_in_V_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="bias_in_V_read_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="256">
<![CDATA[
bb437:30 %WH = trunc i256 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="WH"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb437:33 %bias_in_V_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="bias_in_V_read_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="256">
<![CDATA[
bb437:34 %WH_in = trunc i256 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="WH_in"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb437:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb437:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bias_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb437:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %bias_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb437:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weight_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb437:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weight_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb437:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb437:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %data_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb437:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %conv_out_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb437:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %conv_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb437:31 %mul_ln147 = mul i32 %WH, i32 %WH

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="32">
<![CDATA[
bb437:32 %trunc_ln147 = trunc i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb437:35 %bias_in_V_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="bias_in_V_read_4"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="256">
<![CDATA[
bb437:36 %RS = trunc i256 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="RS"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="256">
<![CDATA[
bb437:37 %trunc_ln145 = trunc i256 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
bb437:39 %br_ln150 = br void %bb436

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb436:0 %ko = phi i30 %add_ln150, void %bb436.split, i30, void %bb437

]]></Node>
<StgValue><ssdm name="ko"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb436:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb436:2 %icmp_ln150 = icmp_eq  i30 %ko, i30 %div30_cast

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb436:3 %add_ln150 = add i30 %ko, i30

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb436:4 %br_ln150 = br i1 %icmp_ln150, void %bb436.split, void %._crit_edge301.loopexit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="30">
<![CDATA[
bb436.split:0 %ko_cast = zext i30 %ko

]]></Node>
<StgValue><ssdm name="ko_cast"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb436.split:1 %speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln150"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb436.split:2 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
bb436.split:3 %bias_in_V_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read, i256 %bias_in_V_read_1, i256 %bias_in_V_read_2, i256 %bias_in_V_read_3, i256 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="bias_in_V_read_5"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="256">
<![CDATA[
bb436.split:4 %trunc_ln708 = trunc i256 %bias_in_V_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb436.split:5 %bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb436.split:6 %store_ln155 = store i8 %trunc_ln708, i9 %bias_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb436.split:7 %p_Result_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb436.split:8 %bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb436.split:9 %store_ln155 = store i8 %p_Result_5_1, i9 %bias_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb436.split:10 %p_Result_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb436.split:11 %bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb436.split:12 %store_ln155 = store i8 %p_Result_5_2, i9 %bias_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb436.split:13 %p_Result_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb436.split:14 %bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l1_3_addr"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
bb436.split:15 %store_ln155 = store i8 %p_Result_5_3, i9 %bias_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
bb436.split:16 %br_ln0 = br void %bb436

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge301.loopexit:0 %tmp = mul i32 %C, i32 %RS

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge301.loopexit:1 %mul45 = mul i32 %tmp, i32 %RS

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge301.loopexit:2 %trunc_ln159 = trunc i32 %mul45

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge301.loopexit:3 %cast = zext i32 %mul45

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="62" op_0_bw="30">
<![CDATA[
._crit_edge301.loopexit:4 %cast1 = zext i30 %div30_cast

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge301.loopexit:5 %bound = mul i62 %cast1, i62 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge301.loopexit:6 %br_ln159 = br void %bb434

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
bb434:0 %indvar_flatten = phi i62, void %._crit_edge301.loopexit, i62 %add_ln159, void %._crit_edge284.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb434:1 %crs = phi i32, void %._crit_edge301.loopexit, i32 %select_ln159_1, void %._crit_edge284.loopexit

]]></Node>
<StgValue><ssdm name="crs"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb434:2 %ko_1 = phi i30, void %._crit_edge301.loopexit, i30 %add_ln161, void %._crit_edge284.loopexit

]]></Node>
<StgValue><ssdm name="ko_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb434:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb434:4 %icmp_ln159 = icmp_eq  i62 %indvar_flatten, i62 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb434:5 %add_ln159 = add i62 %indvar_flatten, i62

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb434:6 %br_ln159 = br i1 %icmp_ln159, void %._crit_edge284.loopexit, void %._crit_edge293.loopexit

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge284.loopexit:2 %icmp_ln161 = icmp_eq  i30 %ko_1, i30 %div30_cast

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge284.loopexit:3 %select_ln159 = select i1 %icmp_ln161, i30, i30 %ko_1

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge284.loopexit:4 %add_ln159_1 = add i32, i32 %crs

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge284.loopexit:5 %select_ln159_1 = select i1 %icmp_ln161, i32 %add_ln159_1, i32 %crs

]]></Node>
<StgValue><ssdm name="select_ln159_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge284.loopexit:6 %trunc_ln159_1 = trunc i32 %select_ln159_1

]]></Node>
<StgValue><ssdm name="trunc_ln159_1"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge284.loopexit:10 %empty = trunc i30 %select_ln159

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:11 %mul56 = mul i9 %empty, i9 %trunc_ln159

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge284.loopexit:26 %add_ln161 = add i30, i30 %select_ln159

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:11 %mul56 = mul i9 %empty, i9 %trunc_ln159

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:11 %mul56 = mul i9 %empty, i9 %trunc_ln159

]]></Node>
<StgValue><ssdm name="mul56"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:12 %kcrs = add i9 %mul56, i9 %trunc_ln159_1

]]></Node>
<StgValue><ssdm name="kcrs"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge284.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_159_3_VITIS_LOOP_161_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge284.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge284.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge284.loopexit:8 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge284.loopexit:9 %weight_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %weight_in_V

]]></Node>
<StgValue><ssdm name="weight_in_V_read"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:12 %kcrs = add i9 %mul56, i9 %trunc_ln159_1

]]></Node>
<StgValue><ssdm name="kcrs"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge284.loopexit:13 %idxprom67 = zext i9 %kcrs

]]></Node>
<StgValue><ssdm name="idxprom67"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="256">
<![CDATA[
._crit_edge284.loopexit:14 %trunc_ln708_1 = trunc i256 %weight_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge284.loopexit:15 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:16 %store_ln167 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge284.loopexit:17 %p_Result_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge284.loopexit:18 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:19 %store_ln167 = store i8 %p_Result_6_1, i9 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge284.loopexit:20 %p_Result_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge284.loopexit:21 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:22 %store_ln167 = store i8 %p_Result_6_2, i9 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge284.loopexit:23 %p_Result_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge284.loopexit:24 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom67

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge284.loopexit:25 %store_ln167 = store i8 %p_Result_6_3, i9 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge284.loopexit:27 %br_ln0 = br void %bb434

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="134" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge293.loopexit:0 %mul74 = mul i32 %WH_in, i32 %WH_in

]]></Node>
<StgValue><ssdm name="mul74"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge293.loopexit:1 %empty_69 = trunc i32 %mul74

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge293.loopexit:2 %div76_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="div76_cast"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge293.loopexit:3 %cast2 = zext i32 %mul74

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="62" op_0_bw="30">
<![CDATA[
._crit_edge293.loopexit:4 %cast3 = zext i30 %div76_cast

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge293.loopexit:5 %bound4 = mul i62 %cast3, i62 %cast2

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge293.loopexit:6 %br_ln172 = br void %bb432

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
bb432:0 %indvar_flatten6 = phi i62, void %._crit_edge293.loopexit, i62 %add_ln172, void %._crit_edge267.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb432:1 %wh = phi i32, void %._crit_edge293.loopexit, i32 %select_ln172_1, void %._crit_edge267.loopexit

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb432:2 %co = phi i30, void %._crit_edge293.loopexit, i30 %add_ln174, void %._crit_edge267.loopexit

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb432:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb432:4 %icmp_ln172 = icmp_eq  i62 %indvar_flatten6, i62 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb432:5 %add_ln172 = add i62 %indvar_flatten6, i62

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb432:6 %br_ln172 = br i1 %icmp_ln172, void %._crit_edge267.loopexit, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge267.loopexit:2 %icmp_ln174 = icmp_eq  i30 %co, i30 %div76_cast

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge267.loopexit:3 %select_ln172 = select i1 %icmp_ln174, i30, i30 %co

]]></Node>
<StgValue><ssdm name="select_ln172"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge267.loopexit:4 %add_ln172_1 = add i32, i32 %wh

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge267.loopexit:5 %select_ln172_1 = select i1 %icmp_ln174, i32 %add_ln172_1, i32 %wh

]]></Node>
<StgValue><ssdm name="select_ln172_1"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge267.loopexit:6 %trunc_ln172 = trunc i32 %select_ln172_1

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge267.loopexit:10 %empty_70 = trunc i30 %select_ln172

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:11 %mul91 = mul i10 %empty_70, i10 %empty_69

]]></Node>
<StgValue><ssdm name="mul91"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge267.loopexit:26 %add_ln174 = add i30, i30 %select_ln172

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:11 %mul91 = mul i10 %empty_70, i10 %empty_69

]]></Node>
<StgValue><ssdm name="mul91"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="157" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:11 %mul91 = mul i10 %empty_70, i10 %empty_69

]]></Node>
<StgValue><ssdm name="mul91"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:12 %add92 = add i10 %mul91, i10 %trunc_ln172

]]></Node>
<StgValue><ssdm name="add92"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge267.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_172_6_VITIS_LOOP_174_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge267.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge267.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge267.loopexit:8 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge267.loopexit:9 %data_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:12 %add92 = add i10 %mul91, i10 %trunc_ln172

]]></Node>
<StgValue><ssdm name="add92"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge267.loopexit:13 %idxprom93 = zext i10 %add92

]]></Node>
<StgValue><ssdm name="idxprom93"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="256">
<![CDATA[
._crit_edge267.loopexit:14 %trunc_ln708_2 = trunc i256 %data_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267.loopexit:15 %data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_0_addr"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:16 %store_ln179 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge267.loopexit:17 %p_Result_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_1"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267.loopexit:18 %data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:19 %store_ln179 = store i8 %p_Result_7_1, i10 %data_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge267.loopexit:20 %p_Result_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_2"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267.loopexit:21 %data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_2_addr"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:22 %store_ln179 = store i8 %p_Result_7_2, i10 %data_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge267.loopexit:23 %p_Result_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_3"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge267.loopexit:24 %data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom93

]]></Node>
<StgValue><ssdm name="data_l2_3_addr"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge267.loopexit:25 %store_ln179 = store i8 %p_Result_7_3, i10 %data_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln172" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge267.loopexit:27 %br_ln0 = br void %bb432

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="256">
<![CDATA[
codeRepl:0 %empty_71 = trunc i256 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="32" op_15_bw="10" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
codeRepl:1 %call_ln521 = call void @dataflow_parent_loop_proc16, i30 %div30_cast, i30 %div76_cast, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %trunc_ln135, i9 %trunc_ln145, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %WH, i10 %empty_71, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0

]]></Node>
<StgValue><ssdm name="call_ln521"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="62" op_0_bw="32">
<![CDATA[
codeRepl:2 %cast9 = zext i32 %mul_ln147

]]></Node>
<StgValue><ssdm name="cast9"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
codeRepl:3 %bound11 = mul i62 %cast1, i62 %cast9

]]></Node>
<StgValue><ssdm name="bound11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="183" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="9" op_9_bw="9" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="32" op_15_bw="10" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32">
<![CDATA[
codeRepl:1 %call_ln521 = call void @dataflow_parent_loop_proc16, i30 %div30_cast, i30 %div76_cast, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %trunc_ln135, i9 %trunc_ln145, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %WH, i10 %empty_71, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0

]]></Node>
<StgValue><ssdm name="call_ln521"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i62, void %codeRepl, i62 %add_ln218, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:2 %ko_2 = phi i30, void %codeRepl, i30 %add_ln220, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="ko_2"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
:4 %icmp_ln218 = icmp_eq  i62 %indvar_flatten13, i62 %bound11

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:5 %add_ln218 = add i62 %indvar_flatten13, i62

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln218 = br i1 %icmp_ln218, void %._crit_edge.loopexit, void %._crit_edge241.loopexit

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:2 %icmp_ln220 = icmp_eq  i30 %ko_2, i30 %div30_cast

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge.loopexit:3 %select_ln218 = select i1 %icmp_ln220, i30, i30 %ko_2

]]></Node>
<StgValue><ssdm name="select_ln218"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:10 %empty_72 = trunc i30 %select_ln218

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:11 %mul134 = mul i9 %empty_72, i9 %trunc_ln147

]]></Node>
<StgValue><ssdm name="mul134"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:41 %add_ln220 = add i30, i30 %select_ln218

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="195" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:11 %mul134 = mul i9 %empty_72, i9 %trunc_ln147

]]></Node>
<StgValue><ssdm name="mul134"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %wh_1 = phi i32, void %codeRepl, i32 %select_ln218_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="wh_1"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
<literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %add_ln218_1 = add i32, i32 %wh_1

]]></Node>
<StgValue><ssdm name="add_ln218_1"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:5 %select_ln218_1 = select i1 %icmp_ln220, i32 %add_ln218_1, i32 %wh_1

]]></Node>
<StgValue><ssdm name="select_ln218_1"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %trunc_ln218 = trunc i32 %select_ln218_1

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:11 %mul134 = mul i9 %empty_72, i9 %trunc_ln147

]]></Node>
<StgValue><ssdm name="mul134"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:12 %add135 = add i9 %mul134, i9 %trunc_ln218

]]></Node>
<StgValue><ssdm name="add135"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:8 %ko_4_cast126 = zext i30 %select_ln218

]]></Node>
<StgValue><ssdm name="ko_4_cast126"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:12 %add135 = add i9 %mul134, i9 %trunc_ln218

]]></Node>
<StgValue><ssdm name="add135"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:13 %idxprom136 = zext i9 %add135

]]></Node>
<StgValue><ssdm name="idxprom136"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:14 %output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom136

]]></Node>
<StgValue><ssdm name="output_l1_0_addr"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:15 %output_l1_0_load = load i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:16 %bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %ko_4_cast126

]]></Node>
<StgValue><ssdm name="bias_l1_0_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:17 %bias_l1_0_load = load i9 %bias_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_0_load"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:20 %output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom136

]]></Node>
<StgValue><ssdm name="output_l1_1_addr"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:21 %output_l1_1_load = load i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:22 %bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %ko_4_cast126

]]></Node>
<StgValue><ssdm name="bias_l1_1_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:23 %bias_l1_1_load = load i9 %bias_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_1_load"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom136

]]></Node>
<StgValue><ssdm name="output_l1_2_addr"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:27 %output_l1_2_load = load i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:28 %bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %ko_4_cast126

]]></Node>
<StgValue><ssdm name="bias_l1_2_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:29 %bias_l1_2_load = load i9 %bias_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_2_load"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:32 %output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom136

]]></Node>
<StgValue><ssdm name="output_l1_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:33 %output_l1_3_load = load i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:34 %bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %ko_4_cast126

]]></Node>
<StgValue><ssdm name="bias_l1_3_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:35 %bias_l1_3_load = load i9 %bias_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_3_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_218_9_VITIS_LOOP_220_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:9 %specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:15 %output_l1_0_load = load i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:17 %bias_l1_0_load = load i9 %bias_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_0_load"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:18 %sext_ln226 = sext i8 %bias_l1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:19 %add_ln226 = add i32 %output_l1_0_load, i32 %sext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:21 %output_l1_1_load = load i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:23 %bias_l1_1_load = load i9 %bias_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_1_load"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:24 %sext_ln226_1 = sext i8 %bias_l1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln226_1"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:25 %add_ln226_1 = add i32 %output_l1_1_load, i32 %sext_ln226_1

]]></Node>
<StgValue><ssdm name="add_ln226_1"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:27 %output_l1_2_load = load i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:29 %bias_l1_2_load = load i9 %bias_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_2_load"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:30 %sext_ln226_2 = sext i8 %bias_l1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln226_2"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:31 %add_ln226_2 = add i32 %output_l1_2_load, i32 %sext_ln226_2

]]></Node>
<StgValue><ssdm name="add_ln226_2"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:33 %output_l1_3_load = load i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:35 %bias_l1_3_load = load i9 %bias_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l1_3_load"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:36 %sext_ln226_3 = sext i8 %bias_l1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln226_3"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:37 %add_ln226_3 = add i32 %output_l1_3_load, i32 %sext_ln226_3

]]></Node>
<StgValue><ssdm name="add_ln226_3"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.loopexit:38 %p_Result_8_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln226_3, i32 %add_ln226_2, i32 %add_ln226_1, i32 %add_ln226

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="256" op_0_bw="128">
<![CDATA[
._crit_edge.loopexit:39 %p_Result_8_3_cast = zext i128 %p_Result_8_3

]]></Node>
<StgValue><ssdm name="p_Result_8_3_cast"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge.loopexit:40 %write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %conv_out_V, i256 %p_Result_8_3_cast

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:42 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0">
<![CDATA[
._crit_edge241.loopexit:0 %ret_ln233 = ret

]]></Node>
<StgValue><ssdm name="ret_ln233"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
