# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Xilinx/2025.2/data/rsb/busdef" --include "../../../../../rtl" \
"../../../../../rtl/matvec_int8.v" \
"../../../../../tb/tb_matvec_int8.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
