

================================================================
== Vitis HLS Report for 'fp2div2_503'
================================================================
* Date:           Tue May 20 14:35:05 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74       |fp2div2_503_Pipeline_VITIS_LOOP_78_1      |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85      |fp2div2_503_Pipeline_VITIS_LOOP_382_1     |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93    |fp2div2_503_Pipeline_VITIS_LOOP_78_1212   |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104  |fp2div2_503_Pipeline_VITIS_LOOP_382_1213  |       16|       16|  0.160 us|  0.160 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     848|   1910|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    374|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     868|   2286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85      |fp2div2_503_Pipeline_VITIS_LOOP_382_1     |        0|   0|   14|  156|    0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104  |fp2div2_503_Pipeline_VITIS_LOOP_382_1213  |        0|   0|   14|  156|    0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74       |fp2div2_503_Pipeline_VITIS_LOOP_78_1      |        0|   0|  410|  799|    0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93    |fp2div2_503_Pipeline_VITIS_LOOP_78_1212   |        0|   0|  410|  799|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   0|  848| 1910|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |c_1_we0       |        or|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         15|    1|         15|
    |c_0_address0        |  25|          5|    3|         15|
    |c_0_address0_local  |  14|          3|    3|          9|
    |c_0_address1        |  14|          3|    3|          9|
    |c_0_ce0             |  25|          5|    1|          5|
    |c_0_ce1             |  14|          3|    1|          3|
    |c_0_d0              |  25|          5|   64|        320|
    |c_0_we0             |  25|          5|    1|          5|
    |c_1_address0        |  25|          5|    3|         15|
    |c_1_address0_local  |  25|          5|    3|         15|
    |c_1_address1        |  14|          3|    3|          9|
    |c_1_ce0             |  25|          5|    1|          5|
    |c_1_ce1             |  14|          3|    1|          3|
    |c_1_d0              |  25|          5|   64|        320|
    |c_1_d0_local        |  14|          3|   64|        192|
    |c_1_we0             |  25|          5|    1|          5|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 374|         78|  217|        945|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  14|   0|   14|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg    |   1|   0|    1|          0|
    |grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg       |   1|   0|    1|          0|
    |mask_1_reg_160                                                    |   1|   0|    1|          0|
    |mask_reg_145                                                      |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  20|   0|   20|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   fp2div2_503|  return value|
|c_0_address0  |  out|    3|   ap_memory|           c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|           c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|           c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|           c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|           c_0|         array|
|c_0_address1  |  out|    3|   ap_memory|           c_0|         array|
|c_0_ce1       |  out|    1|   ap_memory|           c_0|         array|
|c_0_q1        |   in|   64|   ap_memory|           c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|           c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|           c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|           c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|           c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|           c_1|         array|
|c_1_address1  |  out|    3|   ap_memory|           c_1|         array|
|c_1_ce1       |  out|    1|   ap_memory|           c_1|         array|
|c_1_q1        |   in|   64|   ap_memory|           c_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

