Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date             : Tue Dec  4 03:03:12 2018
| Host             : ecelinsrvy.ece.gatech.edu running 64-bit unknown
| Command          : report_power -file Our_design_power_routed.rpt -pb Our_design_power_summary_routed.pb -rpx Our_design_power_routed.rpx
| Design           : Our_design
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.176 |
| Dynamic (W)              | 0.104 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |       10 |       --- |             --- |
| Slice Logic             |    <0.001 |     1028 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      381 |     20800 |            1.83 |
|   Register              |    <0.001 |      494 |     41600 |            1.19 |
|   Others                |     0.000 |       15 |       --- |             --- |
|   LUT as Shift Register |     0.000 |      136 |      9600 |            1.42 |
| Signals                 |    <0.001 |      777 |       --- |             --- |
| Block RAM               |    <0.001 |        2 |        50 |            4.00 |
| PLL                     |     0.100 |        1 |         5 |           20.00 |
| I/O                     |    <0.001 |       43 |       106 |           40.57 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.176 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.012 |      0.010 |
| Vccaux    |       1.800 |     0.064 |       0.051 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------------------+-----------------+
| Clock                           | Domain                                          | Constraint (ns) |
+---------------------------------+-------------------------------------------------+-----------------+
| clk_in                          | clk_in                                          |            10.0 |
| clk_out1_clk_25_clk_wiz_0_0     | A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0   |            40.0 |
| clk_out1_clk_25_clk_wiz_0_0_1   | A3/clk_wiz_0/inst/clk_out1_clk_25_clk_wiz_0_0   |            40.0 |
| clk_source_clk_25_clk_wiz_0_0   | A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0 |            10.0 |
| clk_source_clk_25_clk_wiz_0_0_1 | A3/clk_wiz_0/inst/clk_source_clk_25_clk_wiz_0_0 |            10.0 |
| clkfbout_clk_25_clk_wiz_0_0     | A3/clk_wiz_0/inst/clkfbout_clk_25_clk_wiz_0_0   |            10.0 |
| clkfbout_clk_25_clk_wiz_0_0_1   | A3/clk_wiz_0/inst/clkfbout_clk_25_clk_wiz_0_0   |            10.0 |
| sys_clk_pin                     | clk_in                                          |            10.0 |
+---------------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| Our_design    |     0.104 |
|   A1          |    <0.001 |
|   A2          |     0.002 |
|     A1        |     0.001 |
|     A2        |    <0.001 |
|   A3          |     0.101 |
|     clk_wiz_0 |     0.101 |
|       inst    |     0.101 |
|   A4          |    <0.001 |
|     A1        |    <0.001 |
|   A5          |    <0.001 |
+---------------+-----------+


