

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Thu Jan 28 12:29:01 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.897 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  330984066574|  330984066574| 3.3e+03 sec | 3.3e+03 sec |  330984066574|  330984066574|   none  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+--------------+--------------+-------------+-------------+--------------+--------------+---------+
        |                               |                    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
        |            Instance           |       Module       |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
        +-------------------------------+--------------------+--------------+--------------+-------------+-------------+--------------+--------------+---------+
        |grp_QIO_accel_hw_int_s_fu_216  |QIO_accel_hw_int_s  |  330984000517|  330984000517| 3.3e+03 sec | 3.3e+03 sec |  330984000517|  330984000517|   none  |
        +-------------------------------+--------------------+--------------+--------------+-------------+-------------+--------------+--------------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- axis2type_loop1                  |      256|      256|         1|          1|          1|    256|    yes   |
        |- axis2type_loop2_axis2type_loop3  |    65536|    65536|         1|          1|          1|  65536|    yes   |
        |- type2axis_loop1                  |      257|      257|         3|          1|          1|    256|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    211|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|     75|   34071|  45258|    0|
|Memory           |      130|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    236|    -|
|Register         |        -|      -|     133|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      134|     75|   34204|  45705|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       47|     34|      32|     85|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |QIO_accel_AXILiteS_s_axi_U     |QIO_accel_AXILiteS_s_axi  |        0|      0|     74|    104|    0|
    |grp_QIO_accel_hw_int_s_fu_216  |QIO_accel_hw_int_s        |        4|     75|  33997|  45154|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |Total                          |                          |        4|     75|  34071|  45258|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |coef_list_U  |QIO_accel_coef_list   |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    |init_val_U   |QIO_accel_hw_int_fYi  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |final_val_U  |QIO_accel_hw_int_fYi  |        1|  0|   0|    0|    256|   32|     1|         8192|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                      |      130|  0|   0|    0|  66048|   96|     3|      2113536|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln62_fu_257_p2         |     +    |      0|  0|  24|          17|           1|
    |add_ln68_fu_312_p2         |     +    |      0|  0|  25|          18|          18|
    |i_4_fu_263_p2              |     +    |      0|  0|  15|           9|           1|
    |i_5_fu_335_p2              |     +    |      0|  0|  15|           9|           1|
    |i_fu_240_p2                |     +    |      0|  0|  15|           9|           1|
    |j_fu_323_p2                |     +    |      0|  0|  15|           9|           1|
    |ap_block_state10_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_234_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln62_fu_251_p2        |   icmp   |      0|  0|  18|          17|          18|
    |icmp_ln64_fu_269_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln80_fu_329_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln84_fu_341_p2        |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |select_ln68_1_fu_283_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln68_fu_275_p3      |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 211|         134|          97|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |coef_list_address0       |  15|          3|   16|         48|
    |coef_list_ce0            |  15|          3|    1|          3|
    |coef_list_ce1            |   9|          2|    1|          2|
    |final_val_address0       |  15|          3|    8|         24|
    |final_val_ce0            |  15|          3|    1|          3|
    |final_val_we0            |   9|          2|    1|          2|
    |i1_0_i_reg_183           |   9|          2|    9|         18|
    |i_0_i1_reg_205           |   9|          2|    9|         18|
    |i_0_i_reg_161            |   9|          2|    9|         18|
    |indvar_flatten_reg_172   |   9|          2|   17|         34|
    |init_val_address0        |  15|          3|    8|         24|
    |init_val_ce0             |  15|          3|    1|          3|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_0_i_reg_194            |   9|          2|    9|         18|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 236|         50|   95|        233|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   9|   0|    9|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                     |   1|   0|    1|          0|
    |grp_QIO_accel_hw_int_s_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_183                              |   9|   0|    9|          0|
    |i_0_i1_reg_205                              |   9|   0|    9|          0|
    |i_0_i_reg_161                               |   9|   0|    9|          0|
    |icmp_ln80_reg_383                           |   1|   0|    1|          0|
    |icmp_ln80_reg_383_pp2_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln84_reg_392                           |   1|   0|    1|          0|
    |indvar_flatten_reg_172                      |  17|   0|   17|          0|
    |j_0_i_reg_194                               |   9|   0|    9|          0|
    |seed_0_data_reg                             |  32|   0|   32|          0|
    |seed_0_vld_reg                              |   0|   0|    1|          1|
    |seed_read_reg_378                           |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 133|   0|  134|          1|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   QIO_accel   | return value |
|input_r_TDATA           |  in |   32|    axis    |  input_data_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_last_V |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    | output_data_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_last_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_last_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !108"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !114"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !118"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !124"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed), !map !128"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%coef_list = alloca [65536 x float], align 4" [QIO/QIO_accel.cpp:64]   --->   Operation 18 'alloca' 'coef_list' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%init_val = alloca [256 x i32], align 16" [QIO/QIO_accel.cpp:66]   --->   Operation 19 'alloca' 'init_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%final_val = alloca [256 x i32], align 16"   --->   Operation 20 'alloca' 'final_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %seed, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [QIO/QIO_accel.cpp:59]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [QIO/QIO_accel.cpp:60]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [QIO/QIO_accel.cpp:61]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [QIO/QIO_accel.cpp:62]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i, %axis2type_loop1 ]"   --->   Operation 26 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln56 = icmp eq i9 %i_0_i, -256" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 27 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %.preheader.i.preheader.preheader, label %axis2type_loop1" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [QIO/QIO.h:57->QIO/QIO_accel.cpp:69]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %i_0_i to i64" [QIO/QIO.h:58->QIO/QIO_accel.cpp:69]   --->   Operation 34 'zext' 'zext_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_49 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:58]   --->   Operation 35 'read' 'empty_49' <Predicate = (!icmp_ln56)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%input_data_V_val = extractvalue { i32, i1 } %empty_49, 0" [QIO/QIO_accel.cpp:58]   --->   Operation 36 'extractvalue' 'input_data_V_val' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr inbounds [256 x i32]* %init_val, i64 0, i64 %zext_ln58" [QIO/QIO.h:59->QIO/QIO_accel.cpp:69]   --->   Operation 37 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "store i32 %input_data_V_val, i32* %init_val_addr, align 4" [QIO/QIO.h:59->QIO/QIO_accel.cpp:69]   --->   Operation 38 'store' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)" [QIO/QIO.h:60->QIO/QIO_accel.cpp:69]   --->   Operation 39 'specregionend' 'empty_50' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:56->QIO/QIO_accel.cpp:69]   --->   Operation 40 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader.i.preheader" [QIO/QIO.h:62->QIO/QIO_accel.cpp:69]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.15>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ %add_ln62, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:62->QIO/QIO_accel.cpp:69]   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i1_0_i = phi i9 [ %select_ln68_1, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 43 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ %j, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]"   --->   Operation 44 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.43ns)   --->   "%icmp_ln62 = icmp eq i17 %indvar_flatten, -65536" [QIO/QIO.h:62->QIO/QIO_accel.cpp:69]   --->   Operation 45 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (2.10ns)   --->   "%add_ln62 = add i17 %indvar_flatten, 1" [QIO/QIO.h:62->QIO/QIO_accel.cpp:69]   --->   Operation 46 'add' 'add_ln62' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %"axis2type<int>.exit", label %axis2type_loop3" [QIO/QIO.h:62->QIO/QIO_accel.cpp:69]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.82ns)   --->   "%i_4 = add i9 %i1_0_i, 1" [QIO/QIO.h:62->QIO/QIO_accel.cpp:69]   --->   Operation 48 'add' 'i_4' <Predicate = (!icmp_ln62)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)"   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 50 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.66ns)   --->   "%icmp_ln64 = icmp eq i9 %j_0_i, -256" [QIO/QIO.h:64->QIO/QIO_accel.cpp:69]   --->   Operation 51 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln62)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.96ns)   --->   "%select_ln68 = select i1 %icmp_ln64, i9 0, i9 %j_0_i" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 52 'select' 'select_ln68' <Predicate = (!icmp_ln62)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.96ns)   --->   "%select_ln68_1 = select i1 %icmp_ln64, i9 %i_4, i9 %i1_0_i" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 53 'select' 'select_ln68_1' <Predicate = (!icmp_ln62)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %select_ln68_1, i8 0)" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i17 %tmp_s to i18" [QIO/QIO.h:64->QIO/QIO_accel.cpp:69]   --->   Operation 55 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [QIO/QIO.h:64->QIO/QIO_accel.cpp:69]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [QIO/QIO.h:64->QIO/QIO_accel.cpp:69]   --->   Operation 57 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [QIO/QIO.h:65->QIO/QIO_accel.cpp:69]   --->   Operation 58 'specpipeline' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_52 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:58]   --->   Operation 59 'read' 'empty_52' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%input_data_V_val4 = extractvalue { i32, i1 } %empty_52, 0" [QIO/QIO_accel.cpp:58]   --->   Operation 60 'extractvalue' 'input_data_V_val4' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %input_data_V_val4 to float" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 61 'bitcast' 'bitcast_ln68' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i9 %select_ln68 to i18" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 62 'zext' 'zext_ln68' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.10ns)   --->   "%add_ln68 = add i18 %zext_ln68, %zext_ln64" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 63 'add' 'add_ln68' <Predicate = (!icmp_ln62)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i18 %add_ln68 to i64" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 64 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%coef_list_addr = getelementptr [65536 x float]* %coef_list, i64 0, i64 %zext_ln68_1" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 65 'getelementptr' 'coef_list_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.25ns)   --->   "store float %bitcast_ln68, float* %coef_list_addr, align 4" [QIO/QIO.h:68->QIO/QIO_accel.cpp:69]   --->   Operation 66 'store' <Predicate = (!icmp_ln62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_5)" [QIO/QIO.h:69->QIO/QIO_accel.cpp:69]   --->   Operation 67 'specregionend' 'empty_53' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln68, 1" [QIO/QIO.h:64->QIO/QIO_accel.cpp:69]   --->   Operation 68 'add' 'j' <Predicate = (!icmp_ln62)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i.preheader"   --->   Operation 69 'br' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 70 [2/2] (1.00ns)   --->   "%seed_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %seed)" [QIO/QIO_accel.cpp:70]   --->   Operation 70 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 71 [1/2] (1.00ns)   --->   "%seed_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %seed)" [QIO/QIO_accel.cpp:70]   --->   Operation 71 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [65536 x float]* %coef_list, i32 %seed_read, [256 x i32]* %final_val)" [QIO/QIO_accel.cpp:70]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [65536 x float]* %coef_list, i32 %seed_read, [256 x i32]* %final_val)" [QIO/QIO_accel.cpp:70]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i9 [ 0, %"axis2type<int>.exit" ], [ %i_5, %type2axis_loop1 ]"   --->   Operation 75 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.66ns)   --->   "%icmp_ln80 = icmp eq i9 %i_0_i1, -256" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 76 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 77 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i_0_i1, 1" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 78 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %"type2axis<int>.exit", label %type2axis_loop1" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.66ns)   --->   "%icmp_ln84 = icmp eq i9 %i_0_i1, 255" [QIO/QIO.h:84->QIO/QIO_accel.cpp:71]   --->   Operation 80 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln80)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i9 %i_0_i1 to i64" [QIO/QIO.h:87->QIO/QIO_accel.cpp:71]   --->   Operation 81 'zext' 'zext_ln87' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr inbounds [256 x i32]* %final_val, i64 0, i64 %zext_ln87" [QIO/QIO.h:88->QIO/QIO_accel.cpp:71]   --->   Operation 82 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:88->QIO/QIO_accel.cpp:71]   --->   Operation 83 'load' 'final_val_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:88->QIO/QIO_accel.cpp:71]   --->   Operation 84 'load' 'final_val_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 85 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln84)" [QIO/QIO_accel.cpp:58]   --->   Operation 85 'write' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 87 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [QIO/QIO.h:81->QIO/QIO_accel.cpp:71]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln84)" [QIO/QIO_accel.cpp:58]   --->   Operation 89 'write' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_4)" [QIO/QIO.h:90->QIO/QIO_accel.cpp:71]   --->   Operation 90 'specregionend' 'empty_55' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:80->QIO/QIO_accel.cpp:71]   --->   Operation 91 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:72]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_v]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ lfsr33_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000]
coef_list          (alloca           ) [ 001111110000]
init_val           (alloca           ) [ 001111110000]
final_val          (alloca           ) [ 001111111110]
specinterface_ln59 (specinterface    ) [ 000000000000]
specinterface_ln60 (specinterface    ) [ 000000000000]
specinterface_ln61 (specinterface    ) [ 000000000000]
specinterface_ln62 (specinterface    ) [ 000000000000]
br_ln56            (br               ) [ 011000000000]
i_0_i              (phi              ) [ 001000000000]
icmp_ln56          (icmp             ) [ 001000000000]
empty              (speclooptripcount) [ 000000000000]
i                  (add              ) [ 011000000000]
br_ln56            (br               ) [ 000000000000]
specloopname_ln56  (specloopname     ) [ 000000000000]
tmp                (specregionbegin  ) [ 000000000000]
specpipeline_ln57  (specpipeline     ) [ 000000000000]
zext_ln58          (zext             ) [ 000000000000]
empty_49           (read             ) [ 000000000000]
input_data_V_val   (extractvalue     ) [ 000000000000]
init_val_addr      (getelementptr    ) [ 000000000000]
store_ln59         (store            ) [ 000000000000]
empty_50           (specregionend    ) [ 000000000000]
br_ln56            (br               ) [ 011000000000]
br_ln62            (br               ) [ 000110000000]
indvar_flatten     (phi              ) [ 000010000000]
i1_0_i             (phi              ) [ 000010000000]
j_0_i              (phi              ) [ 000010000000]
icmp_ln62          (icmp             ) [ 000010000000]
add_ln62           (add              ) [ 000110000000]
br_ln62            (br               ) [ 000000000000]
i_4                (add              ) [ 000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000]
empty_51           (speclooptripcount) [ 000000000000]
icmp_ln64          (icmp             ) [ 000000000000]
select_ln68        (select           ) [ 000000000000]
select_ln68_1      (select           ) [ 000110000000]
tmp_s              (bitconcatenate   ) [ 000000000000]
zext_ln64          (zext             ) [ 000000000000]
specloopname_ln64  (specloopname     ) [ 000000000000]
tmp_5              (specregionbegin  ) [ 000000000000]
specpipeline_ln65  (specpipeline     ) [ 000000000000]
empty_52           (read             ) [ 000000000000]
input_data_V_val4  (extractvalue     ) [ 000000000000]
bitcast_ln68       (bitcast          ) [ 000000000000]
zext_ln68          (zext             ) [ 000000000000]
add_ln68           (add              ) [ 000000000000]
zext_ln68_1        (zext             ) [ 000000000000]
coef_list_addr     (getelementptr    ) [ 000000000000]
store_ln68         (store            ) [ 000000000000]
empty_53           (specregionend    ) [ 000000000000]
j                  (add              ) [ 000110000000]
br_ln0             (br               ) [ 000110000000]
seed_read          (read             ) [ 000000010000]
call_ln70          (call             ) [ 000000000000]
br_ln80            (br               ) [ 000000011110]
i_0_i1             (phi              ) [ 000000001000]
icmp_ln80          (icmp             ) [ 000000001110]
empty_54           (speclooptripcount) [ 000000000000]
i_5                (add              ) [ 000000011110]
br_ln80            (br               ) [ 000000000000]
icmp_ln84          (icmp             ) [ 000000001110]
zext_ln87          (zext             ) [ 000000000000]
final_val_addr     (getelementptr    ) [ 000000001100]
final_val_load     (load             ) [ 000000001010]
specloopname_ln80  (specloopname     ) [ 000000000000]
tmp_4              (specregionbegin  ) [ 000000000000]
specpipeline_ln81  (specpipeline     ) [ 000000000000]
write_ln58         (write            ) [ 000000000000]
empty_55           (specregionend    ) [ 000000000000]
br_ln80            (br               ) [ 000000011110]
ret_ln72           (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="seed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="guard_variable_for_v">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_v"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lfsr33_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr33_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis2type_loop2_axis"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_hw<int>"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="coef_list_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="init_val_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_val/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="final_val_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_val/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="33" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_49/2 empty_52/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="1"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="init_val_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_val_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln59_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="coef_list_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="18" slack="0"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln68_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="final_val_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_val_addr/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_val_load/8 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_0_i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="1"/>
<pin id="163" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_0_i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="9" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="indvar_flatten_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="1"/>
<pin id="174" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i1_0_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i1_0_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_0_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_0_i1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="1"/>
<pin id="207" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_0_i1_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_QIO_accel_hw_int_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="3" bw="32" slack="0"/>
<pin id="221" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="1" slack="0"/>
<pin id="223" dir="0" index="6" bw="33" slack="0"/>
<pin id="224" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="33" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_V_val/2 input_data_V_val4/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln56_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="9" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln58_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln62_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="0"/>
<pin id="253" dir="0" index="1" bw="17" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln62_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="17" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln64_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln68_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln68_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="9" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln64_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="0"/>
<pin id="301" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln68_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln68_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln68_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="17" slack="0"/>
<pin id="315" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln68_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="j_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln80_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln84_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln87_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/8 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln62_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="0"/>
<pin id="365" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="368" class="1005" name="select_ln68_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln68_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="378" class="1005" name="seed_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="seed_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="icmp_ln80_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_5_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="icmp_ln84_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="397" class="1005" name="final_val_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="final_val_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="final_val_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_val_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="78" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="154" pin="3"/><net_sink comp="114" pin=3"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="108" pin="2"/><net_sink comp="216" pin=3"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="232"><net_src comp="100" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="238"><net_src comp="165" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="165" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="165" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="255"><net_src comp="176" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="176" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="187" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="198" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="198" pin="4"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="263" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="187" pin="4"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="72" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="283" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="229" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="311"><net_src comp="275" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="299" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="327"><net_src comp="275" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="209" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="209" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="209" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="209" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="358"><net_src comp="240" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="366"><net_src comp="257" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="371"><net_src comp="283" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="376"><net_src comp="323" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="381"><net_src comp="108" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="386"><net_src comp="329" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="335" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="395"><net_src comp="341" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="400"><net_src comp="148" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="405"><net_src comp="154" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="114" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {10 }
	Port: output_last_V | {10 }
	Port: lfsr33_V | {6 7 }
 - Input state : 
	Port: QIO_accel : input_data_V | {2 4 }
	Port: QIO_accel : input_last_V | {2 4 }
	Port: QIO_accel : seed | {5 }
	Port: QIO_accel : guard_variable_for_v | {6 7 }
	Port: QIO_accel : lfsr33_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln56 : 1
		i : 1
		br_ln56 : 2
		zext_ln58 : 1
		init_val_addr : 2
		store_ln59 : 3
		empty_50 : 1
	State 3
	State 4
		icmp_ln62 : 1
		add_ln62 : 1
		br_ln62 : 2
		i_4 : 1
		icmp_ln64 : 1
		select_ln68 : 2
		select_ln68_1 : 2
		tmp_s : 3
		zext_ln64 : 4
		bitcast_ln68 : 1
		zext_ln68 : 3
		add_ln68 : 5
		zext_ln68_1 : 6
		coef_list_addr : 7
		store_ln68 : 8
		empty_53 : 1
		j : 3
	State 5
	State 6
	State 7
	State 8
		icmp_ln80 : 1
		i_5 : 1
		br_ln80 : 2
		icmp_ln84 : 1
		zext_ln87 : 1
		final_val_addr : 2
		final_val_load : 3
	State 9
		write_ln58 : 1
	State 10
		empty_55 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_QIO_accel_hw_int_s_fu_216 |    4    |    75   | 77.7953 |  38891  |  39269  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |            i_fu_240           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln62_fu_257        |    0    |    0    |    0    |    0    |    24   |    0    |
|    add   |           i_4_fu_263          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln68_fu_312        |    0    |    0    |    0    |    0    |    24   |    0    |
|          |            j_fu_323           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_5_fu_335          |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln56_fu_234       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln62_fu_251       |    0    |    0    |    0    |    0    |    18   |    0    |
|   icmp   |        icmp_ln64_fu_269       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln80_fu_329       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln84_fu_341       |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln68_fu_275      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      select_ln68_1_fu_283     |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |        grp_read_fu_100        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        grp_read_fu_108        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |        grp_write_fu_114       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|           grp_fu_229          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln58_fu_246       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln64_fu_299       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln68_fu_308       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln68_1_fu_318      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln87_fu_347       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_291         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    4    |    75   | 77.7953 |  38891  |  39465  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|coef_list|   128  |    0   |    0   |    0   |
|final_val|    1   |    0   |    0   |    0   |
| init_val|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   130  |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln62_reg_363   |   17   |
|final_val_addr_reg_397|    8   |
|final_val_load_reg_402|   32   |
|    i1_0_i_reg_183    |    9   |
|    i_0_i1_reg_205    |    9   |
|     i_0_i_reg_161    |    9   |
|      i_5_reg_387     |    9   |
|       i_reg_355      |    9   |
|   icmp_ln80_reg_383  |    1   |
|   icmp_ln84_reg_392  |    1   |
|indvar_flatten_reg_172|   17   |
|     j_0_i_reg_194    |    9   |
|       j_reg_373      |    9   |
|   seed_read_reg_378  |   32   |
| select_ln68_1_reg_368|    9   |
+----------------------+--------+
|         Total        |   180  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_114       |  p3  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_154       |  p0  |   2  |   8  |   16   ||    9    |
| grp_QIO_accel_hw_int_s_fu_216 |  p3  |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   144  ||  5.307  ||    27   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   75   |   77   |  38891 |  39465 |    0   |
|   Memory  |   130  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   180  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   134  |   75   |   83   |  39071 |  39492 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
