<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('F_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37) on array 'F' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'F'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:54.509+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('F_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37) on array 'F' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'F'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:54.388+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('E_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32) on array 'E' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'E'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:54.357+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8' (loop 'VITIS_LOOP_32_7_VITIS_LOOP_33_8'): Unable to schedule 'load' operation ('F_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37) on array 'F' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'F'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:54.329+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('D_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:30) on array 'D' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'D'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:53.560+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('D_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:30) on array 'D' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'D'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:53.487+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('C_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:25) on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:53.469+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_25_4_VITIS_LOOP_26_5' (loop 'VITIS_LOOP_25_4_VITIS_LOOP_26_5'): Unable to schedule 'load' operation ('D_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:30) on array 'D' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'D'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:53.440+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('B_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:52.611+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('B_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:52.511+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:52.483+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('B_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="3mm" solutionName="solution1" date="2023-04-27T10:44:52.467+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
