// Seed: 3404302257
module module_0 (
    input wire  id_0,
    input wire  id_1,
    input uwire id_2
);
  wand id_4 = (1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output logic id_3,
    input  wand  id_4
);
  always @(-1 * id_4 or negedge id_4)
    if (1) begin : LABEL_0
      id_3 = id_4 + -1 & (id_1);
      id_3 <= id_0;
    end else begin : LABEL_1
      id_3 = (id_1);
    end
  reg id_6 = 1;
  always @(posedge id_6) id_6 = -1 - id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
