Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Feb 11 21:46:54 2022
| Host         : kali running 64-bit Kali GNU/Linux Rolling
| Command      : report_timing_summary -max_paths 10 -file gpio_controller_timing_summary_routed.rpt -pb gpio_controller_timing_summary_routed.pb -rpx gpio_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : gpio_controller
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.190        0.000                      0                   45        0.013        0.000                      0                   45        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_in1                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.190        0.000                      0                   45        0.331        0.000                      0                   45       13.360        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.218        0.000                      0                   45        0.331        0.000                      0                   45       13.360        0.000                       0                    38  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.190        0.000                      0                   45        0.013        0.000                      0                   45  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.190        0.000                      0                   45        0.013        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.190ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.718ns (21.251%)  route 2.661ns (78.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.916     2.519    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.081   198.708    gpio_peripheral/gpio_oe_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.708    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                196.190    

Slack (MET) :             196.226ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.090ns (31.047%)  route 2.421ns (68.953%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.700     2.302    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.348     2.650 r  gpio_peripheral/gpio_direction[7]_i_1/O
                         net (fo=1, routed)           0.000     2.650    gpio_peripheral/gpio_direction[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.318   198.799    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.077   198.876    gpio_peripheral/gpio_direction_reg[7]
  -------------------------------------------------------------------
                         required time                        198.876    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                196.226    

Slack (MET) :             196.250ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.718ns (21.509%)  route 2.620ns (78.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.876     2.478    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.061   198.728    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                        198.728    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                196.250    

Slack (MET) :             196.250ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.718ns (21.490%)  route 2.623ns (78.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.879     2.481    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.058   198.731    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.250    

Slack (MET) :             196.387ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.718ns (22.471%)  route 2.477ns (77.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.733     2.335    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.067   198.722    gpio_peripheral/gpio_oe_reg[6]
  -------------------------------------------------------------------
                         required time                        198.722    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                196.387    

Slack (MET) :             196.465ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.090ns (33.800%)  route 2.135ns (66.200%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.414     2.016    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.348     2.364 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000     2.364    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.318   198.800    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.029   198.829    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                        198.829    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.465    

Slack (MET) :             196.558ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.866ns (27.249%)  route 2.312ns (72.751%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.591     2.167    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.150     2.317 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000     2.317    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.318   198.800    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.075   198.875    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                        198.875    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                196.558    

Slack (MET) :             196.649ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.642ns (21.772%)  route 2.307ns (78.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518    -0.343 f  gpio_peripheral/gpio_output_reg[7]/Q
                         net (fo=4, routed)           1.793     1.450    gpio_peripheral/p_1_in69_in
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.574 r  gpio_peripheral/gpio_oe[7]_i_1/O
                         net (fo=2, routed)           0.514     2.088    gpio_peripheral/p_62_out[7]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.318   198.797    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.061   198.736    gpio_peripheral/gpio_oe_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.736    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                196.649    

Slack (MET) :             196.727ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.866ns (28.385%)  route 2.185ns (71.615%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.464     2.040    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.318   198.799    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.118   198.917    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                        198.917    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                196.727    

Slack (MET) :             196.777ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.718ns (25.520%)  route 2.095ns (74.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.351     1.953    gpio_peripheral/p_62_out[6]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.318   198.797    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.067   198.730    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        198.730    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                196.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.232ns (48.834%)  route 0.243ns (51.166%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.152    -0.139    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.046    -0.093 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.131    -0.424    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.232ns (45.286%)  route 0.280ns (54.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.189    -0.102    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.046    -0.056 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.107    -0.446    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.133%)  route 0.287ns (57.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.174    -0.228    clk_cnt[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.183 r  clk_cnt[3]_i_2/O
                         net (fo=1, routed)           0.113    -0.070    p_1_in[3]
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.070    -0.483    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.270%)  route 0.357ns (62.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.048     0.003 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.003    clk_cnt[2]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131    -0.435    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.307ns (56.429%)  route 0.237ns (43.571%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.048    -0.288 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.146    -0.142    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.118    -0.024 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.091    -0.462    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.600    gpio_peripheral/gpio_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/C
                         clock pessimism              0.253    -0.556    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.600    gpio_peripheral/gpio_o_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.937%)  route 0.357ns (63.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045    -0.000 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    p_1_in[1]
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121    -0.445    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.246ns (44.122%)  route 0.312ns (55.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[2]/Q
                         net (fo=7, routed)           0.312    -0.109    currState[2]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.098    -0.011 r  pwrdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    pwrdata[7]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092    -0.463    pwrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.243ns (40.668%)  route 0.355ns (59.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[1]/Q
                         net (fo=7, routed)           0.355    -0.066    currState[1]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.095     0.029 r  pwrite_i_1/O
                         net (fo=1, routed)           0.000     0.029    pwrite_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
                         clock pessimism              0.253    -0.555    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.107    -0.448    pwrite_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y78      clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y78      clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y78      clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y78      clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y76      currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y76      currState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y76      currState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y77      gpio_peripheral/gpio_direction_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_direction_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_direction_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      gpio_peripheral/gpio_direction_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_mode_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_mode_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      gpio_peripheral/gpio_mode_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y79      gpio_peripheral/gpio_o_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y78      clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y78      clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.218ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.718ns (21.251%)  route 2.661ns (78.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.916     2.519    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.289   198.818    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.081   198.737    gpio_peripheral/gpio_oe_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.737    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                196.218    

Slack (MET) :             196.255ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.090ns (31.047%)  route 2.421ns (68.953%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.700     2.302    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.348     2.650 r  gpio_peripheral/gpio_direction[7]_i_1/O
                         net (fo=1, routed)           0.000     2.650    gpio_peripheral/gpio_direction[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.289   198.828    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.077   198.905    gpio_peripheral/gpio_direction_reg[7]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                196.255    

Slack (MET) :             196.278ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.718ns (21.509%)  route 2.620ns (78.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.876     2.478    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.289   198.818    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.061   198.757    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                196.278    

Slack (MET) :             196.279ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.718ns (21.490%)  route 2.623ns (78.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.879     2.481    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.289   198.818    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.058   198.760    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        198.760    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.279    

Slack (MET) :             196.415ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.718ns (22.471%)  route 2.477ns (77.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.733     2.335    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.289   198.818    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.067   198.751    gpio_peripheral/gpio_oe_reg[6]
  -------------------------------------------------------------------
                         required time                        198.751    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                196.415    

Slack (MET) :             196.494ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.090ns (33.800%)  route 2.135ns (66.200%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.414     2.016    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.348     2.364 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000     2.364    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.289   198.829    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.029   198.858    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                        198.858    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.494    

Slack (MET) :             196.586ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.866ns (27.249%)  route 2.312ns (72.751%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.591     2.167    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.150     2.317 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000     2.317    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.289   198.829    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.075   198.904    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                        198.904    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                196.586    

Slack (MET) :             196.677ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.642ns (21.772%)  route 2.307ns (78.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518    -0.343 f  gpio_peripheral/gpio_output_reg[7]/Q
                         net (fo=4, routed)           1.793     1.450    gpio_peripheral/p_1_in69_in
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.574 r  gpio_peripheral/gpio_oe[7]_i_1/O
                         net (fo=2, routed)           0.514     2.088    gpio_peripheral/p_62_out[7]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.289   198.826    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.061   198.765    gpio_peripheral/gpio_oe_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.765    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                196.677    

Slack (MET) :             196.756ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.866ns (28.385%)  route 2.185ns (71.615%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.464     2.040    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.289   198.828    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.118   198.946    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                        198.946    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                196.756    

Slack (MET) :             196.805ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.718ns (25.520%)  route 2.095ns (74.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.351     1.953    gpio_peripheral/p_62_out[6]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.289   198.826    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.067   198.759    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        198.759    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                196.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.232ns (48.834%)  route 0.243ns (51.166%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.152    -0.139    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.046    -0.093 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.131    -0.424    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.232ns (45.286%)  route 0.280ns (54.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.189    -0.102    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.046    -0.056 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.107    -0.446    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.133%)  route 0.287ns (57.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.174    -0.228    clk_cnt[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.183 r  clk_cnt[3]_i_2/O
                         net (fo=1, routed)           0.113    -0.070    p_1_in[3]
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.070    -0.483    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.270%)  route 0.357ns (62.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.048     0.003 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.003    clk_cnt[2]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131    -0.435    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.307ns (56.429%)  route 0.237ns (43.571%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.048    -0.288 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.146    -0.142    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.118    -0.024 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.091    -0.462    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.600    gpio_peripheral/gpio_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/C
                         clock pessimism              0.253    -0.556    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.600    gpio_peripheral/gpio_o_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.937%)  route 0.357ns (63.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045    -0.000 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    p_1_in[1]
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121    -0.445    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.246ns (44.122%)  route 0.312ns (55.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[2]/Q
                         net (fo=7, routed)           0.312    -0.109    currState[2]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.098    -0.011 r  pwrdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    pwrdata[7]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092    -0.463    pwrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.243ns (40.668%)  route 0.355ns (59.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[1]/Q
                         net (fo=7, routed)           0.355    -0.066    currState[1]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.095     0.029 r  pwrite_i_1/O
                         net (fo=1, routed)           0.000     0.029    pwrite_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
                         clock pessimism              0.253    -0.555    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.107    -0.448    pwrite_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y78      clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y78      clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y78      clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y78      clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y76      currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y76      currState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y76      currState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y77      gpio_peripheral/gpio_direction_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_direction_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_direction_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      gpio_peripheral/gpio_direction_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_mode_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y77      gpio_peripheral/gpio_mode_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      gpio_peripheral/gpio_mode_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y79      gpio_peripheral/gpio_o_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y78      clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y78      clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y78      clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y76      currState_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.190ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.718ns (21.251%)  route 2.661ns (78.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.916     2.519    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.081   198.708    gpio_peripheral/gpio_oe_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.708    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                196.190    

Slack (MET) :             196.226ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.090ns (31.047%)  route 2.421ns (68.953%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.700     2.302    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.348     2.650 r  gpio_peripheral/gpio_direction[7]_i_1/O
                         net (fo=1, routed)           0.000     2.650    gpio_peripheral/gpio_direction[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.318   198.799    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.077   198.876    gpio_peripheral/gpio_direction_reg[7]
  -------------------------------------------------------------------
                         required time                        198.876    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                196.226    

Slack (MET) :             196.250ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.718ns (21.509%)  route 2.620ns (78.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.876     2.478    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.061   198.728    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                        198.728    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                196.250    

Slack (MET) :             196.250ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.718ns (21.490%)  route 2.623ns (78.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.879     2.481    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.058   198.731    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.250    

Slack (MET) :             196.387ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.718ns (22.471%)  route 2.477ns (77.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.733     2.335    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.067   198.722    gpio_peripheral/gpio_oe_reg[6]
  -------------------------------------------------------------------
                         required time                        198.722    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                196.387    

Slack (MET) :             196.465ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.090ns (33.800%)  route 2.135ns (66.200%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.414     2.016    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.348     2.364 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000     2.364    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.318   198.800    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.029   198.829    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                        198.829    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.465    

Slack (MET) :             196.558ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.866ns (27.249%)  route 2.312ns (72.751%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.591     2.167    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.150     2.317 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000     2.317    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.318   198.800    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.075   198.875    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                        198.875    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                196.558    

Slack (MET) :             196.649ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.642ns (21.772%)  route 2.307ns (78.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518    -0.343 f  gpio_peripheral/gpio_output_reg[7]/Q
                         net (fo=4, routed)           1.793     1.450    gpio_peripheral/p_1_in69_in
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.574 r  gpio_peripheral/gpio_oe[7]_i_1/O
                         net (fo=2, routed)           0.514     2.088    gpio_peripheral/p_62_out[7]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.318   198.797    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.061   198.736    gpio_peripheral/gpio_oe_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.736    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                196.649    

Slack (MET) :             196.727ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.866ns (28.385%)  route 2.185ns (71.615%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.464     2.040    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.318   198.799    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.118   198.917    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                        198.917    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                196.727    

Slack (MET) :             196.777ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.718ns (25.520%)  route 2.095ns (74.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.351     1.953    gpio_peripheral/p_62_out[6]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.318   198.797    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.067   198.730    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        198.730    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                196.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.232ns (48.834%)  route 0.243ns (51.166%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.152    -0.139    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.046    -0.093 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.131    -0.106    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.232ns (45.286%)  route 0.280ns (54.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.189    -0.102    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.046    -0.056 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.107    -0.128    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.133%)  route 0.287ns (57.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.174    -0.228    clk_cnt[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.183 r  clk_cnt[3]_i_2/O
                         net (fo=1, routed)           0.113    -0.070    p_1_in[3]
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.070    -0.165    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.270%)  route 0.357ns (62.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.048     0.003 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.003    clk_cnt[2]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131    -0.117    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.307ns (56.429%)  route 0.237ns (43.571%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.048    -0.288 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.146    -0.142    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.118    -0.024 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.091    -0.144    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.318    -0.238    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.282    gpio_peripheral/gpio_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.318    -0.238    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.282    gpio_peripheral/gpio_o_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.937%)  route 0.357ns (63.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045    -0.000 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    p_1_in[1]
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121    -0.127    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.246ns (44.122%)  route 0.312ns (55.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[2]/Q
                         net (fo=7, routed)           0.312    -0.109    currState[2]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.098    -0.011 r  pwrdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    pwrdata[7]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092    -0.145    pwrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.243ns (40.668%)  route 0.355ns (59.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[1]/Q
                         net (fo=7, routed)           0.355    -0.066    currState[1]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.095     0.029 r  pwrite_i_1/O
                         net (fo=1, routed)           0.000     0.029    pwrite_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.107    -0.130    pwrite_reg
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.190ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.718ns (21.251%)  route 2.661ns (78.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.916     2.519    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.081   198.708    gpio_peripheral/gpio_oe_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.708    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                196.190    

Slack (MET) :             196.226ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.090ns (31.047%)  route 2.421ns (68.953%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.700     2.302    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.348     2.650 r  gpio_peripheral/gpio_direction[7]_i_1/O
                         net (fo=1, routed)           0.000     2.650    gpio_peripheral/gpio_direction[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_direction_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.318   198.799    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.077   198.876    gpio_peripheral/gpio_direction_reg[7]
  -------------------------------------------------------------------
                         required time                        198.876    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                196.226    

Slack (MET) :             196.250ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.718ns (21.509%)  route 2.620ns (78.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.876     2.478    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.061   198.728    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                        198.728    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                196.250    

Slack (MET) :             196.250ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.718ns (21.490%)  route 2.623ns (78.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.879     2.481    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.058   198.731    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        198.731    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.250    

Slack (MET) :             196.387ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.718ns (22.471%)  route 2.477ns (77.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 198.543 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.733     2.335    gpio_peripheral/p_62_out[6]
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.495   198.543    gpio_peripheral/clk_out1
    SLICE_X0Y70          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]/C
                         clock pessimism              0.564   199.107    
                         clock uncertainty           -0.318   198.789    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.067   198.722    gpio_peripheral/gpio_oe_reg[6]
  -------------------------------------------------------------------
                         required time                        198.722    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                196.387    

Slack (MET) :             196.465ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.090ns (33.800%)  route 2.135ns (66.200%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.323     1.602 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.414     2.016    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.348     2.364 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000     2.364    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.318   198.800    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.029   198.829    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                        198.829    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.465    

Slack (MET) :             196.558ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.866ns (27.249%)  route 2.312ns (72.751%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.591     2.167    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.150     2.317 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000     2.317    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.492   198.540    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.578   199.118    
                         clock uncertainty           -0.318   198.800    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.075   198.875    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                        198.875    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                196.558    

Slack (MET) :             196.649ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.642ns (21.772%)  route 2.307ns (78.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.518    -0.343 f  gpio_peripheral/gpio_output_reg[7]/Q
                         net (fo=4, routed)           1.793     1.450    gpio_peripheral/p_1_in69_in
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124     1.574 r  gpio_peripheral/gpio_oe[7]_i_1/O
                         net (fo=2, routed)           0.514     2.088    gpio_peripheral/p_62_out[7]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[7]_lopt_replica/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.318   198.797    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.061   198.736    gpio_peripheral/gpio_oe_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                        198.736    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                196.649    

Slack (MET) :             196.727ns  (required time - arrival time)
  Source:                 pwrite_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.866ns (28.385%)  route 2.185ns (71.615%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    -0.861    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.419    -0.442 r  pwrite_reg/Q
                         net (fo=4, routed)           1.721     1.279    gpio_peripheral/pwrite_reg
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.297     1.576 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.464     2.040    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.150     2.190 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000     2.190    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.491   198.539    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.578   199.117    
                         clock uncertainty           -0.318   198.799    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.118   198.917    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                        198.917    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                196.727    

Slack (MET) :             196.777ns  (required time - arrival time)
  Source:                 gpio_peripheral/gpio_mode_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.718ns (25.520%)  route 2.095ns (74.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 198.537 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.607    -0.860    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.419    -0.441 f  gpio_peripheral/gpio_mode_reg[6]/Q
                         net (fo=8, routed)           1.744     1.303    gpio_peripheral/p_0_in73_in
    SLICE_X0Y77          LUT3 (Prop_lut3_I2_O)        0.299     1.602 r  gpio_peripheral/gpio_oe[6]_i_1/O
                         net (fo=6, routed)           0.351     1.953    gpio_peripheral/p_62_out[6]
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   200.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   201.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   195.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   197.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.489   198.537    gpio_peripheral/clk_out1
    SLICE_X0Y75          FDRE                                         r  gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3/C
                         clock pessimism              0.578   199.115    
                         clock uncertainty           -0.318   198.797    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.067   198.730    gpio_peripheral/gpio_oe_reg[6]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        198.730    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                196.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.232ns (48.834%)  route 0.243ns (51.166%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.152    -0.139    gpio_peripheral/write_valid_to_adr_return
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.046    -0.093 r  gpio_peripheral/gpio_mode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    gpio_peripheral/gpio_mode[7]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.131    -0.106    gpio_peripheral/gpio_mode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_mode_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.232ns (45.286%)  route 0.280ns (54.714%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  gpio_peripheral/gpio_mode[7]_i_2/O
                         net (fo=2, routed)           0.189    -0.102    gpio_peripheral/write_valid_to_adr_return
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.046    -0.056 r  gpio_peripheral/gpio_mode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    gpio_peripheral/gpio_mode[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_mode_reg[6]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.107    -0.128    gpio_peripheral/gpio_mode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.133%)  route 0.287ns (57.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.174    -0.228    clk_cnt[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.183 r  clk_cnt[3]_i_2/O
                         net (fo=1, routed)           0.113    -0.070    p_1_in[3]
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X3Y78          FDCE                                         r  clk_cnt_reg[3]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.070    -0.165    clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.270%)  route 0.357ns (62.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.048     0.003 r  clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.003    clk_cnt[2]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131    -0.117    clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 paddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_direction_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.307ns (56.429%)  route 0.237ns (43.571%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X3Y76          FDRE                                         r  paddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  paddr_reg[0]/Q
                         net (fo=2, routed)           0.091    -0.336    gpio_peripheral/Q[0]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.048    -0.288 r  gpio_peripheral/gpio_direction[7]_i_2/O
                         net (fo=2, routed)           0.146    -0.142    gpio_peripheral/gpio_direction[7]_i_2_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.118    -0.024 r  gpio_peripheral/gpio_direction[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    gpio_peripheral/gpio_direction[6]_i_1_n_0
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.849    -0.806    gpio_peripheral/clk_out1
    SLICE_X1Y77          FDCE                                         r  gpio_peripheral/gpio_direction_reg[6]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.318    -0.235    
    SLICE_X1Y77          FDCE (Hold_fdce_C_D)         0.091    -0.144    gpio_peripheral/gpio_direction_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.318    -0.238    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.282    gpio_peripheral/gpio_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gpio_peripheral/gpio_mode_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.231%)  route 0.260ns (63.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    gpio_peripheral/clk_out1
    SLICE_X2Y76          FDCE                                         r  gpio_peripheral/gpio_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  gpio_peripheral/gpio_mode_reg[7]/Q
                         net (fo=4, routed)           0.260    -0.160    gpio_peripheral/p_0_in70_in
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.845    -0.809    gpio_peripheral/clk_out1
    SLICE_X2Y75          FDRE                                         r  gpio_peripheral/gpio_o_reg[7]_lopt_replica/C
                         clock pessimism              0.253    -0.556    
                         clock uncertainty            0.318    -0.238    
    SLICE_X2Y75          FDRE (Hold_fdre_C_R)        -0.044    -0.282    gpio_peripheral/gpio_o_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.937%)  route 0.357ns (63.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.581    -0.566    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.357    -0.045    clk_cnt[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045    -0.000 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    p_1_in[1]
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.850    -0.805    pclk
    SLICE_X2Y78          FDCE                                         r  clk_cnt_reg[1]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121    -0.127    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 currState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.246ns (44.122%)  route 0.312ns (55.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[2]/Q
                         net (fo=7, routed)           0.312    -0.109    currState[2]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.098    -0.011 r  pwrdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    pwrdata[7]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrdata_reg[7]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092    -0.145    pwrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.243ns (40.668%)  route 0.355ns (59.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.579    -0.568    pclk
    SLICE_X2Y76          FDCE                                         r  currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.148    -0.420 r  currState_reg[1]/Q
                         net (fo=7, routed)           0.355    -0.066    currState[1]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.095     0.029 r  pwrite_i_1/O
                         net (fo=1, routed)           0.000     0.029    pwrite_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846    -0.808    pclk
    SLICE_X3Y76          FDRE                                         r  pwrite_reg/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.318    -0.237    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.107    -0.130    pwrite_reg
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.160    





