
---------- Begin Simulation Statistics ----------
simSeconds                                   1.034701                       # Number of seconds simulated (Second)
simTicks                                 1034701398485                       # Number of ticks simulated (Tick)
finalTick                                1034701398485                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    655.57                       # Real time elapsed on the host (Second)
hostTickRate                               1578315520                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8644876                       # Number of bytes of host memory used (Byte)
simInsts                                    122598415                       # Number of instructions simulated (Count)
simOps                                      230174254                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   187009                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     351104                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         77604546                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.632998                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.579784                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       327965918                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   154776                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      297112007                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1477231                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             97946397                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         164312505                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                3168                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            77598217                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.828851                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.938057                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  20043661     25.83%     25.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5013210      6.46%     32.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4082508      5.26%     37.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4978808      6.42%     43.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   6354375      8.19%     52.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   7454304      9.61%     61.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  10114837     13.03%     74.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  10832797     13.96%     88.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   8723717     11.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              77598217                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 6810878     78.06%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      11      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     20      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    126      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    152      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    32      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   26      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     78.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1481736     16.98%     95.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                415172      4.76%     99.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              3938      0.05%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            13351      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2124239      0.71%      0.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     215048098     72.38%     73.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1120134      0.38%     73.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       5596013      1.88%     75.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9257      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1366      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7406      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1490313      0.50%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           16      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        15678      0.01%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15339      0.01%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3265      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          113      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          184      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          113      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     52760879     17.76%     93.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     15435030      5.20%     98.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1249095      0.42%     99.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2235469      0.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      297112007                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.828539                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             8725444                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029368                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                671923703                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               419262223                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       286544349                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10101203                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  6866529                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          4804323                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   298663171                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5050041                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   3651627                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1829                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            6329                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       59106334                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      20022806                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      6763698                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3970166                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1904      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1867910      4.53%      4.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2071190      5.02%      9.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1866      0.00%      9.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     34412992     83.38%     92.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      2899211      7.02%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        16981      0.04%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       41272054                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1674      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       604082      3.60%      3.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       808384      4.82%      8.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          839      0.01%      8.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     13810527     82.33%     90.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1541671      9.19%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         8223      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      16775400                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          384      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          794      0.06%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1264      0.09%      0.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          256      0.02%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1409470     99.65%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          863      0.06%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1381      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1414412                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          230      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1263827      5.16%      5.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1262805      5.16%     10.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         1027      0.00%     10.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     20602465     84.10%     94.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1357540      5.54%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8758      0.04%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     24496652                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          230      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          780      0.06%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          813      0.06%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          227      0.02%      0.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1381214     99.72%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          558      0.04%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1311      0.09%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1385133                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     18776331     45.49%     45.49% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     20617796     49.96%     95.45% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1867909      4.53%     99.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        10018      0.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     41272054                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       589876     46.11%     46.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       688433     53.82%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          794      0.06%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          154      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1279257                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          34414896                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     15656651                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1414412                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2903                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       645780                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        768632                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             41272054                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               642965                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                34181089                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.828190                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            4007                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           18847                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              10018                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8829                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1904      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1867910      4.53%      4.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2071190      5.02%      9.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1866      0.00%      9.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     34412992     83.38%     92.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      2899211      7.02%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        16981      0.04%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     41272054                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          386      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1867907     26.34%     26.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1964      0.03%     26.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1866      0.03%     26.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5200615     73.34%     99.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1246      0.02%     99.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        16981      0.24%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       7090965                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1264      0.20%      0.20% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.20% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       640838     99.67%     99.87% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          863      0.13%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       642965                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1264      0.20%      0.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       640838     99.67%     99.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          863      0.13%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       642965                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        18847                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        10018                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         8829                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1637                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        20484                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2677138                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2677133                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1413305                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1263827                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1263047                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               780                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        97897882                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          151608                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1412327                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     64630626                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.561381                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.343448                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        17367224     26.87%     26.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10356499     16.02%     42.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4852466      7.51%     50.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         6056928      9.37%     59.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2096142      3.24%     63.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1274053      1.97%     64.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          937065      1.45%     66.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1957176      3.03%     69.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        19733073     30.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     64630626                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      100558                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1263832                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1523591      0.66%      0.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    163505188     71.04%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       851380      0.37%     72.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      5273638      2.29%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7395      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1344      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6776      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1268118      0.55%     74.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     74.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13604      0.01%     74.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14168      0.01%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1604      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           61      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          122      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           61      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     42796289     18.59%     93.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     12072483      5.24%     98.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       793086      0.34%     99.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2045340      0.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    230174254                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      19733073                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            122598415                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              230174254                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      122598415                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        230174254                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.632998                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.579784                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           57707198                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            4156011                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         226062699                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         43589375                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        14117823                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1523591      0.66%      0.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    163505188     71.04%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       851380      0.37%     72.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      5273638      2.29%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7395      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1344      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6776      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1268118      0.55%     74.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     74.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13604      0.01%     74.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        14168      0.01%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1604      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           61      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          122      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           61      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     42796289     18.59%     93.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     12072483      5.24%     98.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       793086      0.34%     99.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2045340      0.89%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    230174254                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     24496652                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     23222810                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1273612                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     20602465                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3893957                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1263832                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1263827                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  6393945                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              21443323                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  40919342                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7383632                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1457975                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             19221841                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2344                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              353756932                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 12185                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           293460380                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         29560781                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        52815733                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       17327000                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.781484                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      137257922                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     101304518                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        5287515                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2586033                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     357827974                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    227586290                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          70142733                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    130645994                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          756                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           22495723                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      74610058                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2920546                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2458                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  22942507                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 10002                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           77598217                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.892917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.253255                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 16988360     21.89%     21.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2754018      3.55%     25.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1903308      2.45%     27.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  5592624      7.21%     35.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4181123      5.39%     40.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5109332      6.58%     47.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  6251001      8.06%     55.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1981612      2.55%     57.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 32836839     42.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             77598217                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             199974129                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.576835                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           41272054                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.531825                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      1525160                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1457975                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   12180701                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   149043                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              328120694                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                55344                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 59106334                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                20022806                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 52107                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     63781                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    45022                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          61684                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         822088                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       728467                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1550555                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                292686276                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               291348672                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 227864405                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 362105977                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.754273                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.629275                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          56327625                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             56327625                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         56327625                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            56327625                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         1792239                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            1792239                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        1792241                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           1792241                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 371700240595                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  371700240595                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 371700240595                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 371700240595                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      58119864                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         58119864                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     58119866                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        58119866                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.030837                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.030837                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.030837                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.030837                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 207394.348965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 207394.348965                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 207394.117529                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 207394.117529                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           1093                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs            352                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.105114                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets               8                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          582468                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               582468                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        945798                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           945798                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       945798                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          945798                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       846441                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         846441                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       846443                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher       257929                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       1104372                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 171043283811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 171043283811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 171043670468                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher  67901919816                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 238945590284                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.014564                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.014564                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.014564                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.019002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 202073.486293                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 202073.486293                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 202073.465630                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 263258.182740                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 216363.318052                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   1104414                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher       257929                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total       257929                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher  67901919816                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total  67901919816                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 263258.182740                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 263258.182740                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        50171                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        50171                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data          108                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total          108                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     21612793                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     21612793                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data        50279                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total        50279                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.002148                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.002148                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 200118.453704                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 200118.453704                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data          108                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total          108                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data   4087097820                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total   4087097820                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.002148                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.002148                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 37843498.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 37843498.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data        50279                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total        50279                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data        50279                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total        50279                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        42535496                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           42535496                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       1516774                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          1516774                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 315225799158                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 315225799158                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     44052270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       44052270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.034431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.034431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 207826.478538                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 207826.478538                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       936337                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         936337                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       580437                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       580437                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 118829202529                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 118829202529                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.013176                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.013176                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 204723.686686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 204723.686686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.misses::cpu.data            2                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.misses::total              2                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.accesses::total            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMisses::cpu.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMissLatency::cpu.data       386657                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissLatency::total       386657                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::cpu.data 193328.500000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::total 193328.500000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       13792129                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          13792129                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       275465                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          275465                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  56474441437                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  56474441437                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     14067594                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      14067594                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.019582                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.019582                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 205014.943594                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 205014.943594                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         9461                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          9461                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       266004                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       266004                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  52214081282                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  52214081282                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.018909                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.018909                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 196290.586916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 196290.586916                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       846441                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued             967905                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused              85374                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful             157534                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.162758                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.156910                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache         620363                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           89381                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB               232                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate               709976                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified        1090791                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit           92841                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand         4818                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage            61089                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        22069                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999479                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                57526787                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               1104414                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 52.088064                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    41.722673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    22.276806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.651917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.348075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           22                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               8                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.343750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.656250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             117545326                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            117545326                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          22887422                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             22887422                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         22887422                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            22887422                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           55085                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              55085                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          55085                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             55085                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  11777638885                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   11777638885                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  11777638885                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  11777638885                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      22942507                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         22942507                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     22942507                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        22942507                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.002401                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.002401                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.002401                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.002401                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 213808.457566                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 213808.457566                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 213808.457566                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 213808.457566                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          2396                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             2396                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         2396                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            2396                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        52689                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          52689                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        52689                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         52689                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  10830275903                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  10830275903                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  10830275903                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  10830275903                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.002297                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.002297                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.002297                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.002297                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 205550.986031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 205550.986031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 205550.986031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 205550.986031                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     52623                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        22887422                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           22887422                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         55085                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            55085                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  11777638885                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  11777638885                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     22942507                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       22942507                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.002401                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.002401                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 213808.457566                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 213808.457566                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         2396                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           2396                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        52689                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        52689                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  10830275903                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  10830275903                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.002297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.002297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 205550.986031                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 205550.986031                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses        52689                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.997762                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                22914173                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 52625                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                435.423715                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.997762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              50                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              45937703                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             45937703                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     8686492                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                15516956                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                20195                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               61684                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                5904971                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                24815                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    315                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           43589375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.755556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.503602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               42466950     97.43%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               946722      2.17%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               154721      0.35%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                19184      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1713      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               62                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             43589375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                52815715                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                17327070                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      6193                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      7939                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                22942812                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       779                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1457975                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  9581402                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13425563                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11746                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  44386810                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8734721                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              344079226                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                309103                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3490034                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2672652                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 299397                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             565                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           607059699                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1201021469                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                444122312                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   5990416                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             400063509                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                206996152                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     837                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 824                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  28911420                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        372947576                       # The number of ROB reads (Count)
system.cpu.rob.writes                       669128959                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                122598415                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  230174254                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   987                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    493538.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     52687.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    698532.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples    256938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004389528178                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         27439                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         27439                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2858965                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              466566                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1157165                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      582468                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1157165                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    582468                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  149008                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  88930                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1157165                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                582468                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   844327                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   139663                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    20753                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2384                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      690                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      294                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   26669                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   27355                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   27416                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   27508                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   27505                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   27471                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   27471                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   27531                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   27468                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   27461                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   27475                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   27447                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   27445                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   27443                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   27444                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   27440                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   27441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   27441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        27439                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       36.738292                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      29.591800                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      49.903678                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63           24341     88.71%     88.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127          2512      9.15%     97.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191          358      1.30%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           79      0.29%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319           58      0.21%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383           13      0.05%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447           14      0.05%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511           10      0.04%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            8      0.03%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639           10      0.04%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703            7      0.03%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767            6      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-831            5      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-959            4      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::960-1023            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1088-1151            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1215            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1344-1407            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1599            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1600-1663            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1856-1919            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          27439                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        27439                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.985641                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.982190                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.345661                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               529      1.93%      1.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               193      0.70%      2.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             25904     94.41%     97.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               782      2.85%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                20      0.07%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 9      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          27439                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  9536512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 74058560                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              37277952                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               71574813.86266206                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               36027739.07001771                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1034701198490                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      594781.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      3371968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     44706048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher     16444032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     31584512                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 3258880.296225755475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 43206714.580127343535                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 15892538.682249000296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 30525243.366101317108                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        52687                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       846549                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher       257929                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       582468                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   1675901784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  22797037562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher   7663275092                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 24609113217590                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31808.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26929.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     29710.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  42249725.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      3371968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     54179136                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher     16507456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        74058560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      3371968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      3371968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     37277952                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     37277952                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         52687                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        846549                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher       257929                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1157165                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       582468                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          582468                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         3258880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        52362098                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     15953836                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           71574814                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      3258880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        3258880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     36027739                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          36027739                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     36027739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        3258880                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       52362098                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     15953836                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         107602553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1008157                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               493508                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         32155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        148453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         52315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         28689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         42402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         56851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         45256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         76302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         40843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        44477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        43305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       165162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        64863                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        67015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        34938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         13339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         58184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         26056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         33374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         13065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         21374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         33853                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         22955                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         33451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         17746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        21869                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        22867                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        99063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        29256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        29364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        17692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              13233270688                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5040785000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         32136214438                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13126.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31876.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               533439                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              388202                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       580018                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   165.694830                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   117.605504                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   185.000507                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       285268     49.18%     49.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       188842     32.56%     81.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        51023      8.80%     90.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        18631      3.21%     93.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10919      1.88%     95.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         7078      1.22%     96.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4556      0.79%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2820      0.49%     98.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        10881      1.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       580018                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           64522048                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        31584512                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                62.358134                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                30.525243                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2054884860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1092178230                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3364739280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1159884000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 81678280320.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 259941696480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 178427066400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   527718729570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    510.020312                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 461110233771                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34550880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 539040284714                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       2086486500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1108990080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3833501700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1416227760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 81678280320.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 268873263030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 170905747200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   529902496590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    512.130840                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 441719750265                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34550880000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 558430768220                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              890903                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        582468                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            574569                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             266264                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            266264                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         890903                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      3313372                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      3313372                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       157999                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       157999                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3471371                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    107964544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    107964544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      3371968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      3371968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                111336512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                2                       # Total snoops (Count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1157169                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001736                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.041631                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1155160     99.83%     99.83% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2009      0.17%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1157169                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1034701398485                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         63284020833                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        74973044263                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         3607903987                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2314206                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1157038                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         2008                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.016199                       # Number of seconds simulated (Second)
simTicks                                  16198835019                       # Number of ticks simulated (Tick)
finalTick                                1050900233504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.56                       # Real time elapsed on the host (Second)
hostTickRate                               1534126738                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8644876                       # Number of bytes of host memory used (Byte)
simInsts                                    124538635                       # Number of instructions simulated (Count)
simOps                                      233827566                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 11793131                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   22142183                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1214943                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.626188                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.596964                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5229852                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1297                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4735422                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  23696                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1577862                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2629343                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  15                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1214910                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.897755                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.939176                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    308534     25.40%     25.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     74458      6.13%     31.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     59790      4.92%     36.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     76332      6.28%     42.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    100039      8.23%     50.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    117449      9.67%     60.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    162904     13.41%     74.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    175669     14.46%     88.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    139735     11.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1214910                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  111920     80.37%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     80.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  22693     16.30%     96.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4359      3.13%     99.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                59      0.04%     99.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              221      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        32918      0.70%      0.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3430094     72.43%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        18229      0.38%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         92517      1.95%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            1      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        24556      0.52%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       841872     17.78%     93.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       237843      5.02%     98.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        20387      0.43%     99.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        37004      0.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4735422                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.897650                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              139252                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.029406                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 10684230                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6697778                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4566789                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    164469                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   111645                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            78263                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4759526                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        82230                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     57487                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                              11                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              33                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         943134                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        310480                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       105444                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        68701                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         28767      4.34%      4.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        31668      4.78%      9.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            9      0.00%      9.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       554769     83.68%     92.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        47696      7.19%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           50      0.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         662959                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         9464      3.49%      3.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        12373      4.56%      8.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            2      0.00%      8.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       223946     82.54%     90.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        25518      9.41%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            9      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        271312                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            8      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        22903     99.95%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            3      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        22915                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        19303      4.93%      4.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        19296      4.93%      9.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            7      0.00%      9.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       330822     84.47%     94.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        22178      5.66%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           41      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       391647                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            6      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        22489     99.96%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            3      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        22499                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       302964     45.70%     45.70% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       331171     49.95%     95.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        28767      4.34%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           57      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       662959                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         9473     45.77%     45.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        11225     54.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        20698                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            554769                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       251865                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             22915                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             18                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        10364                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         12551                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               662959                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                10363                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  552551                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.833462                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              20                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              59                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        28767      4.34%      4.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        31668      4.78%      9.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            9      0.00%      9.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       554769     83.68%     92.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        47696      7.19%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           50      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       662959                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        28767     26.06%     26.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect           11      0.01%     26.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            9      0.01%     26.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        81567     73.88%     99.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            4      0.00%     99.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           50      0.05%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        110408                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            8      0.08%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        10352     99.89%     99.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            3      0.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        10363                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            8      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        10352     99.89%     99.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            3      0.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        10363                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           59                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           57                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            2                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           60                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                41141                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  41142                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              21839                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  19303                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               19303                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1577751                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1282                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22904                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1006530                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.629611                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.348626                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          259430     25.77%     25.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          163275     16.22%     42.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78093      7.76%     49.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           92264      9.17%     58.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           32413      3.22%     62.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           20080      1.99%     64.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14735      1.46%     65.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           31323      3.11%     68.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          314917     31.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1006530                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         854                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 19303                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        23544      0.64%      0.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2594292     71.01%     71.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        13783      0.38%     72.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        87232      2.39%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            1      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        20916      0.57%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            1      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       681138     18.64%     93.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       185641      5.08%     98.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        12922      0.35%     99.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        33842      0.93%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3653312                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        314917                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1940220                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3653312                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1940220                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3653312                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.626188                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.596964                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             913543                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              67683                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3588452                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           694060                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          219483                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        23544      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2594292     71.01%     71.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        13783      0.38%     72.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        87232      2.39%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            1      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        20916      0.57%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            1      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       681138     18.64%     93.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       185641      5.08%     98.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        12922      0.35%     99.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        33842      0.93%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3653312                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       391647                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       372296                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        19351                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       330822                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        60825                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        19303                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        19303                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    96664                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                324565                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    655182                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                115267                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23232                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               309390                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    11                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5647388                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    63                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4677932                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           474172                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          843486                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         269954                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.850330                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2211474                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1619865                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          85638                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         41662                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       5709093                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3633826                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           1113440                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      2084315                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             359995                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1173329                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   46486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    366366                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    45                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1214910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.981325                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.216699                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   251418     20.69%     20.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    41437      3.41%     24.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    29458      2.42%     26.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    88742      7.30%     33.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    66261      5.45%     39.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    83297      6.86%     46.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   100459      8.27%     54.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    29704      2.44%     56.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   524134     43.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1214910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3175658                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.613833                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             662959                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.545671                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        18338                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23232                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     190832                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1549                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5231149                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  922                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   943134                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  310480                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   433                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       567                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      614                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            412                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          13410                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11701                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25111                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4665993                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4645052                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3643498                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5781312                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.823267                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.630220                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            892423                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               892423                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           892423                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              892423                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           25626                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              25626                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          25626                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             25626                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   5263561741                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    5263561741                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   5263561741                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   5263561741                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        918049                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           918049                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       918049                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          918049                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.027914                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.027914                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.027914                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.027914                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 205399.271872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 205399.271872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 205399.271872                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 205399.271872                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              4                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              3                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          1.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            8846                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 8846                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         13362                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            13362                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        13362                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           13362                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        12264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          12264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        12264                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher         3255                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         15519                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   2462365106                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   2462365106                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   2462365106                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher    825345891                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   3287710997                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.013359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.013359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.013359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.016904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 200779.933627                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 200779.933627                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 200779.933627                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 253562.485714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 211850.698950                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     15518                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher         3255                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total         3255                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher    825345891                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total    825345891                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 253562.485714                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 253562.485714                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          427                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          427                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          427                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          427                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     34479138                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     34479138                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          427                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          427                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          427                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          427                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          677459                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             677459                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         21534                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            21534                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   4401236633                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   4401236633                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       698993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         698993                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.030807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.030807                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 204385.466379                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 204385.466379                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        13348                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          13348                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         8186                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         8186                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   1656451921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   1656451921                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.011711                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.011711                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 202351.810530                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 202351.810530                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         214964                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            214964                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         4092                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            4092                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    862325108                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    862325108                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       219056                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        219056                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.018680                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.018680                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 210734.386119                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 210734.386119                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            14                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         4078                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         4078                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    805913185                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    805913185                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.018616                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.018616                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 197624.616233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 197624.616233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses        12264                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              13281                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               1076                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful               2160                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.162638                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.149750                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache           9503                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR             521                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 2                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                10026                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          14288                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit             787                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand            5                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage              672                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage          318                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  913853                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 15518                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 58.889870                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    41.636048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    22.363952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.650563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.349437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022            6                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           58                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              46                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.093750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.906250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1853324                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1853324                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            365937                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               365937                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           365937                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              365937                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst             429                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                429                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst            429                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total               429                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst     90864395                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total      90864395                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst     90864395                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total     90864395                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        366366                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           366366                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       366366                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          366366                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.001171                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.001171                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.001171                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.001171                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 211805.116550                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 211805.116550                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 211805.116550                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 211805.116550                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst            14                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total               14                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst           14                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total              14                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst          415                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total            415                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst          415                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total           415                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst     83957901                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total     83957901                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst     83957901                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     83957901                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.001133                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.001133                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.001133                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.001133                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202308.195181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202308.195181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202308.195181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 202308.195181                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                       414                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          365937                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             365937                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst           429                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total              429                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst     90864395                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total     90864395                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       366366                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         366366                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.001171                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.001171                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 211805.116550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 211805.116550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total             14                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst          415                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total          415                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst     83957901                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total     83957901                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.001133                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.001133                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202308.195181                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202308.195181                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses          415                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  338426                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                   414                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                817.454106                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              28                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                733146                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               733146                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      143656                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  249074                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  291                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 412                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  91006                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  408                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      3                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             694060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.702864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.304299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 678380     97.74%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13623      1.96%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1858      0.27%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  193      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               48                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               694060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  843485                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  269954                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        37                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        40                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  366366                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23232                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   146380                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  206470                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    708927                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                129901                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5491685                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4679                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  48924                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  42348                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2470                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               9                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             9722468                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    19201627                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7098984                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     96497                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               6362058                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3360430                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    448242                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          5922585                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10670693                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1940220                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3653312                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     7                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      7750.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       415.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     10311.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples      3253.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004306911492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           432                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           432                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                40895                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                7337                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        15933                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        8846                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      15933                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      8846                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1954                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1096                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  15933                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  8846                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    12046                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1629                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      264                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     418                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     428                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     433                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       32.532407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      28.296722                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      24.423922                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15               4      0.93%      0.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31            313     72.45%     73.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-47             58     13.43%     86.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-63             20      4.63%     91.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-79             17      3.94%     95.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-95              8      1.85%     97.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-111             5      1.16%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-127            2      0.46%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-143            2      0.46%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-159            2      0.46%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-303            1      0.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          432                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.965278                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.961441                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.361997                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                11      2.55%      2.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.69%      3.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               408     94.44%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                10      2.31%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            432                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   125056                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1019712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                566144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               62949712.05052434                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               34949673.80900887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    16198968349                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      653737.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        26560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       659904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher       208192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       496704                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1639624.082154497039                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 40737744.364084377885                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 12852282.263249587268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 30662945.786990482360                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          415                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        12263                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher         3255                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         8846                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13278724                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    331447083                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    104880170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 379185838167                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31996.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27028.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     32221.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  42865231.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        26560                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       784832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher       208320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1019712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        26560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        26560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       566144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       566144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           415                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         12263                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher         3255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            15933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         8846                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            8846                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1639624                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        48449904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     12860184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           62949712                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1639624                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1639624                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     34949674                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          34949674                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     34949674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1639624                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       48449904                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     12860184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          97899386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 13979                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 7761                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2068                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           904                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           734                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          493                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          809                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                187499727                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               69895000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           449605977                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13412.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32162.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7100                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                6059                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             50.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         8577                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   162.115425                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   116.599785                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   178.777112                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         4205     49.03%     49.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2833     33.03%     82.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          791      9.22%     91.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          259      3.02%     94.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          150      1.75%     96.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           92      1.07%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           63      0.73%     97.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           33      0.38%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          151      1.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         8577                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             894656                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          496704                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                55.229651                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                30.662946                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                60.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         31580220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         16781490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        47288220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       18358740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1278451200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4222110270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2664891360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     8279461500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    511.114626                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   6883926210                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    540800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   8774108809                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         29688120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         15768225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        52521840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       22153680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1278451200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3967625220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2879194560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     8245402845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    509.012089                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7447516183                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    540800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8210518836                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11852                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8846                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              7086                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4080                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4080                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11853                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        46554                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        46554                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         1243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         1243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   47797                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      1559296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      1559296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        26496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total        26496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1585792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15933                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001695                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.041132                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15906     99.83%     99.83% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       27      0.17%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15933                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16198835019                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           916013167                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1053958120                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           28191204                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          31865                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        15931                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.121464                       # Number of seconds simulated (Second)
simTicks                                 121464496645                       # Number of ticks simulated (Tick)
finalTick                                1172364730149                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.83                       # Real time elapsed on the host (Second)
hostTickRate                               2593674203                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8663308                       # Number of bytes of host memory used (Byte)
simInsts                                    132374140                       # Number of instructions simulated (Count)
simOps                                      248548982                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2826584                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5307263                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          9110065                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.162665                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.860093                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        18869922                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    47018                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       17845579                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  22768                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4195536                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5520738                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1056                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9051995                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.971453                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.502422                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4470304     49.38%     49.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    867353      9.58%     58.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    662523      7.32%     66.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    608527      6.72%     73.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    620198      6.85%     79.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    659528      7.29%     87.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    441388      4.88%     92.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    376553      4.16%     96.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    345621      3.82%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9051995                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  138093     48.35%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      3      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  77893     27.27%     75.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 64012     22.41%     98.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               380      0.13%     98.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             5213      1.83%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       389093      2.18%      2.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      12413889     69.56%     71.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        88216      0.49%     72.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         48541      0.27%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        15721      0.09%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          524      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          102      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        53855      0.30%     72.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13905      0.08%     72.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        42918      0.24%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           44      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2985318     16.73%     89.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1626864      9.12%     99.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        50288      0.28%     99.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       116293      0.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       17845579                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.958886                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              285596                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016004                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 44424286                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22795889                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        17091523                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    627234                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   331189                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           309393                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    17425693                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       316389                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    246162                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            9849                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           58070                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3191563                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1864757                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       585419                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       407094                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           23      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        407237     19.91%     19.91% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       330422     16.15%     36.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         5520      0.27%     36.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1132891     55.38%     91.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        71911      3.52%     95.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     95.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        97783      4.78%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2045787                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           21      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       149682     23.08%     23.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        78087     12.04%     35.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          299      0.05%     35.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       363194     55.99%     91.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        22975      3.54%     94.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        34364      5.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        648622                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            6      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           76      0.16%      0.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         3942      8.04%      8.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           78      0.16%      8.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        40850     83.33%     91.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         3751      7.65%     99.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          318      0.65%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        49021                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       257556     18.43%     18.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       252335     18.06%     36.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         5221      0.37%     36.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       769695     55.09%     91.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        48936      3.50%     95.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        63419      4.54%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1397164                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           71      0.38%      0.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         3203     17.13%     17.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           76      0.41%     17.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        13111     70.12%     88.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1933     10.34%     98.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          303      1.62%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        18699                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       719220     35.16%     35.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       820605     40.11%     75.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       407237     19.91%     95.17% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        98725      4.83%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2045787                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        14590     30.05%     30.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        33877     69.77%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           76      0.16%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           10      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        48553                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1132914                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       439290                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             49021                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           7778                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        15034                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         33987                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2045787                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                14556                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1016663                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.496954                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            8035                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          103303                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              98725                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4578                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           23      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       407237     19.91%     19.91% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       330422     16.15%     36.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         5520      0.27%     36.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1132891     55.38%     91.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        71911      3.52%     95.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     95.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        97783      4.78%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2045787                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       407237     39.57%     39.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         4323      0.42%     39.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         5520      0.54%     40.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       508783     49.44%     89.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         5474      0.53%     90.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     90.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        97783      9.50%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1029124                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         3942     27.08%     27.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     27.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6863     47.15%     74.23% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         3751     25.77%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        14556                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         3942     27.08%     27.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6863     47.15%     74.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         3751     25.77%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        14556                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       103303                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        98725                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4578                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          396                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       103699                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               485624                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 485623                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             228068                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 257556                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              257485                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                71                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         2457027                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           45962                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             41291                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8626079                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.706617                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.678222                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5027018     58.28%     58.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          822821      9.54%     67.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          486079      5.63%     73.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          720352      8.35%     81.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          258646      3.00%     84.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          138255      1.60%     86.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          121286      1.41%     87.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          101170      1.17%     88.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          950452     11.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8626079                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       30406                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                257556                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       327149      2.22%      2.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     10205496     69.32%     71.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        43908      0.30%     71.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        46054      0.31%     72.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        15686      0.11%     72.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           96      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        51482      0.35%     72.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13880      0.09%     72.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        42895      0.29%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           20      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     73.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2347355     15.95%     88.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1464106      9.95%     98.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        48931      0.33%     99.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       113841      0.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14721416                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        950452                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              7835505                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               14721416                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        7835505                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         14721416                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.162665                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.860093                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3974233                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             304473                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          14233519                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2396286                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1577947                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       327149      2.22%      2.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10205496     69.32%     71.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        43908      0.30%     71.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        46054      0.31%     72.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        15686      0.11%     72.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          512      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           96      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        51482      0.35%     72.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13880      0.09%     72.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        42895      0.29%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           20      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2347355     15.95%     88.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1464106      9.95%     98.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        48931      0.33%     99.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       113841      0.77%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     14721416                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1397164                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1070966                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       326196                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       769695                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       627467                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       257556                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       257556                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  5146881                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                816839                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2809298                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                198493                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  80484                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               798636                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7835                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               19808244                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 38990                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            17599420                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1695454                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         2998189                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1715862                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.931865                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        5547895                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       4858693                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         370200                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        186461                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      19585598                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     12800427                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4714051                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      7972648                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          288                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1326567                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3871476                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  176590                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           972                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   1815819                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 35675                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9051995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.262158                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.264904                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5650930     62.43%     62.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   200708      2.22%     64.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   245150      2.71%     67.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   214507      2.37%     69.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   334257      3.69%     73.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   244214      2.70%     76.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   283095      3.13%     79.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   147227      1.63%     80.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1731907     19.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9051995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              10940380                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.200911                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2045787                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.224563                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      5091144                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     80484                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     472524                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    22993                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               18916940                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  644                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3191563                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1864757                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 15931                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     15839                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1018                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          14605                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          36232                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11185                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                47417                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 17555789                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                17400916                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  11740212                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  18089483                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.910076                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.649008                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           3934621                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              3934621                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          3934621                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             3934621                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          180882                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             180882                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         180882                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            180882                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  36068791590                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   36068791590                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  36068791590                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  36068791590                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       4115503                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          4115503                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      4115503                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         4115503                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.043951                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.043951                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.043951                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.043951                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 199405.090556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 199405.090556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 199405.090556                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 199405.090556                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             16                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              6                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           57578                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                57578                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         64483                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            64483                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        64483                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           64483                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       116399                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         116399                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       116399                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher         8274                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        124673                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  22545703010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  22545703010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  22545703010                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher   2401644346                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  24947347356                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.028283                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.028283                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.028283                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.030294                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 193693.270647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 193693.270647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 193693.270647                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 290264.001209                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 200102.246324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    124714                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher         8274                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total         8274                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher   2401644346                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total   2401644346                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 290264.001209                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 290264.001209                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data        15163                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total        15163                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           40                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           40                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      7639809                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      7639809                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data        15203                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total        15203                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.002631                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.002631                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 190995.225000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 190995.225000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           40                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           40                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data   1232435855                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total   1232435855                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.002631                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.002631                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 30810896.375000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 30810896.375000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data        15203                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total        15203                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data        15203                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total        15203                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         2408515                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            2408515                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        143951                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           143951                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  29415144603                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  29415144603                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      2552466                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        2552466                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.056397                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.056397                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 204341.370348                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 204341.370348                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        62537                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          62537                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        81414                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        81414                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  16501320790                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  16501320790                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.031896                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.031896                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 202684.068956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 202684.068956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        1526106                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           1526106                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        36931                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           36931                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   6653646987                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   6653646987                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      1563037                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       1563037                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.023628                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.023628                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 180164.278980                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 180164.278980                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         1946                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          1946                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        34985                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        34985                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   6044382220                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   6044382220                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.022383                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.022383                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 172770.679434                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 172770.679434                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       116399                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued              20823                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               3223                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful               2819                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.135379                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.023646                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache           6643                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR            5906                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                12549                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified          27386                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit            4333                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand          741                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage             1806                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage          353                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 4090415                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                124778                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 32.781540                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    60.797143                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher     3.202857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.949955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.050045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022            2                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           62                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::1               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              38                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.031250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               8416532                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              8416532                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           1442188                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              1442188                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          1442188                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             1442188                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          373631                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             373631                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         373631                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            373631                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  76555286070                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   76555286070                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  76555286070                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  76555286070                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       1815819                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          1815819                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      1815819                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         1815819                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.205764                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.205764                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.205764                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.205764                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 204895.434453                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 204895.434453                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 204895.434453                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 204895.434453                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         14214                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            14214                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        14214                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           14214                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       359417                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         359417                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       359417                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        359417                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  70889081062                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  70889081062                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  70889081062                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  70889081062                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.197937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.197937                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.197937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.197937                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197233.522794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197233.522794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197233.522794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197233.522794                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    359418                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         1442188                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            1442188                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        373631                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           373631                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  76555286070                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  76555286070                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      1815819                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        1815819                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.205764                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.205764                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 204895.434453                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 204895.434453                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        14214                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          14214                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       359417                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       359417                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  70889081062                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  70889081062                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.197937                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.197937                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197233.522794                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197233.522794                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses       359417                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 1855469                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                359482                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  5.161507                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              26                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              38                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               3991056                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              3991056                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      430579                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  795280                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  161                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               14605                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 286813                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  167                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      4                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2396286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.066073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.436386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2270099     94.73%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               105090      4.39%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                19655      0.82%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1376      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   64      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               51                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2396286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2998486                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1716211                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       536                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1677                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1815941                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       438                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  80484                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5234527                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  586681                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4129                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2912681                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                233493                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               19512118                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1445                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 142741                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  46569                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  25519                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            29728050                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    61187228                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 22400083                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    376952                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              21545715                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8182334                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     289                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 289                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    462405                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         24498000                       # The number of ROB reads (Count)
system.cpu.rob.writes                        34783165                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  7835505                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14721416                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 27260                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     13255.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    359417.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     65901.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples      8062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004715647940                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           741                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           741                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               955057                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               12548                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       484131                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       57578                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     484131                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     57578                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   50751                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  44323                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       27.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 484131                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 57578                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   417519                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    14603                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      989                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      220                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       42                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     657                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     705                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     720                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     752                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     748                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     742                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     747                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     742                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          741                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      584.709852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     147.687917                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     866.853691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            472     63.70%     63.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511           44      5.94%     69.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767           22      2.97%     72.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023           28      3.78%     76.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279           36      4.86%     81.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535           23      3.10%     84.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791           22      2.97%     87.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047           27      3.64%     90.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303           18      2.43%     93.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559           18      2.43%     95.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            6      0.81%     96.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071           12      1.62%     98.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327            4      0.54%     98.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            3      0.40%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            3      0.40%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            2      0.27%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            741                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.873144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.863061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.588259                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                48      6.48%      6.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                34      4.59%     11.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               626     84.48%     95.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                30      4.05%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.40%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  3248064                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 30984384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3684992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               255090045.69917220                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               30338017.29545709                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   121464363315                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      224224.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     23002688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4217664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher       515968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       847616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 189377872.838259428740                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 34723430.438499391079                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 4247891.476535744034                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 6978302.495068145916                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       359417                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       116440                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher         8274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        57578                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  10184254944                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2415489950                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher    225902186                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3357727627959                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28335.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     20744.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     27302.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  58316155.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     23002688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      7452160                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher       529536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        30984384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     23002688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     23002688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3684992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3684992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        359417                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        116440                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher         8274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           484131                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        57578                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           57578                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       189377873                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        61352578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher      4359595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          255090046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    189377873                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      189377873                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30338017                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30338017                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30338017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      189377873                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       61352578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher      4359595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         285428063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                433380                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                13244                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         15515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         25471                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         12248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         19862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         59643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          7359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         11877                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          6341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         18723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         35021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        42305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        53763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        18621                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        58609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        45811                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           736                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          5426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           835                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1315                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          274                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4699772080                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2166900000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         12825647080                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10844.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29594.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               278398                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               11429                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             64.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       156802                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   182.294818                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   122.912119                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   201.906878                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        80530     51.36%     51.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        37764     24.08%     75.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        15231      9.71%     85.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         9980      6.36%     91.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4093      2.61%     94.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3765      2.40%     96.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1914      1.22%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          724      0.46%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2801      1.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       156802                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           27736320                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          847616                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               228.349195                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 6.978302                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                64.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        587257860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        312146340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1130376240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       57905460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 9588384000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  43113222810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10336495200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    65125787910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    536.171389                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  26488788452                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4056000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  90919708193                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        532272720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        282917250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1963956960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       11228220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 9588384000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  51543291390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3237490080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    67159540620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    552.914987                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7997765767                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4056000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 109410730878                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              449097                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         57578                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            426554                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              35035                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             35035                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         449096                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       374142                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       374142                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1078253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      1078253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1452395                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     11666688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     11666688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     23002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     23002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 34669440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             484131                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000176                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.013249                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   484046     99.98%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       85      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               484131                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 121464496645                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         16004728279                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         8531392410                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        24444013615                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         968263                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       484132                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
