
Loading design for application trce from file practica2intento2_impl1.ncd.
Design name: unidadcontrol
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 03 13:24:39 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o PRACTICA2INTENTO2_impl1.twr -gui -msgset D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml PRACTICA2INTENTO2_impl1.ncd PRACTICA2INTENTO2_impl1.prf 
Design file:     practica2intento2_impl1.ncd
Preference file: practica2intento2_impl1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "edo_presente" 189.609000 MHz ;
            158 items scored, 92 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.105ns (weighted slack = -170.796ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i7  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i4  (to edo_presente +)

   Delay:               5.197ns  (29.3% logic, 70.7% route), 3 logic levels.

 Constraint Details:

      5.197ns physical path delay CALL0/SLICE_41 to SLICE_23 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 2.105ns

 Physical Path Details:

      Data path CALL0/SLICE_41 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 CALL0/SLICE_41 (from m_clk_c)
ROUTE        14     2.145     R23C19A.Q0 to     R22C18C.A0 Data_out_27_N_128_15
CTOF_DEL    ---     0.452     R22C18C.A0 to     R22C18C.F0 SLICE_72
ROUTE         1     1.530     R22C18C.F0 to     R21C17B.B0 n13_adj_420
CTOOFX_DEL  ---     0.661     R21C17B.B0 to   R21C17B.OFX0 SLICE_23
ROUTE         1     0.000   R21C17B.OFX0 to    R21C17B.DI0 A_AUX_9__N_48 (to edo_presente)
                  --------
                    5.197   (29.3% logic, 70.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C17B.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 1.173ns (weighted slack = -95.175ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i6  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i5  (to edo_presente +)

   Delay:               4.265ns  (35.7% logic, 64.3% route), 3 logic levels.

 Constraint Details:

      4.265ns physical path delay CALL0/SLICE_40 to SLICE_30 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 1.173ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17D.CLK to     R21C17D.Q1 CALL0/SLICE_40 (from m_clk_c)
ROUTE        14     1.622     R21C17D.Q1 to     R22C17A.B0 Data_out_27_N_128_14
CTOF_DEL    ---     0.452     R22C17A.B0 to     R22C17A.F0 SLICE_68
ROUTE         1     1.121     R22C17A.F0 to     R21C18A.C1 B_AUX_9__N_97
CTOOFX_DEL  ---     0.661     R21C18A.C1 to   R21C18A.OFX0 SLICE_30
ROUTE         1     0.000   R21C18A.OFX0 to    R21C18A.DI0 B_AUX_9__N_95 (to edo_presente)
                  --------
                    4.265   (35.7% logic, 64.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C18A.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 1.080ns (weighted slack = -87.630ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i6  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               4.172ns  (36.5% logic, 63.5% route), 3 logic levels.

 Constraint Details:

      4.172ns physical path delay CALL0/SLICE_40 to SLICE_28 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 1.080ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17D.CLK to     R21C17D.Q1 CALL0/SLICE_40 (from m_clk_c)
ROUTE        14     1.622     R21C17D.Q1 to     R22C17B.B1 Data_out_27_N_128_14
CTOF_DEL    ---     0.452     R22C17B.B1 to     R22C17B.F1 SLICE_69
ROUTE         1     1.028     R22C17B.F1 to     R22C18A.C1 B_AUX_9__N_105
CTOOFX_DEL  ---     0.661     R22C18A.C1 to   R22C18A.OFX0 SLICE_28
ROUTE         1     0.000   R22C18A.OFX0 to    R22C18A.DI0 B_AUX_9__N_103 (to edo_presente)
                  --------
                    4.172   (36.5% logic, 63.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R22C18A.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.956ns (weighted slack = -77.568ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i6  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i6  (to edo_presente +)

   Delay:               4.048ns  (37.6% logic, 62.4% route), 3 logic levels.

 Constraint Details:

      4.048ns physical path delay CALL0/SLICE_40 to SLICE_31 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.956ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17D.CLK to     R21C17D.Q1 CALL0/SLICE_40 (from m_clk_c)
ROUTE        14     1.622     R21C17D.Q1 to     R22C17B.B0 Data_out_27_N_128_14
CTOF_DEL    ---     0.452     R22C17B.B0 to     R22C17B.F0 SLICE_69
ROUTE         1     0.904     R22C17B.F0 to     R22C18D.B1 B_AUX_9__N_93
CTOOFX_DEL  ---     0.661     R22C18D.B1 to   R22C18D.OFX0 SLICE_31
ROUTE         1     0.000   R22C18D.OFX0 to    R22C18D.DI0 B_AUX_9__N_91 (to edo_presente)
                  --------
                    4.048   (37.6% logic, 62.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R22C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.947ns (weighted slack = -76.838ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i7  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               4.039ns  (37.7% logic, 62.3% route), 3 logic levels.

 Constraint Details:

      4.039ns physical path delay CALL0/SLICE_41 to SLICE_22 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.947ns

 Physical Path Details:

      Data path CALL0/SLICE_41 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 CALL0/SLICE_41 (from m_clk_c)
ROUTE        14     1.368     R23C19A.Q0 to     R22C16C.A1 Data_out_27_N_128_15
CTOF_DEL    ---     0.452     R22C16C.A1 to     R22C16C.F1 SLICE_70
ROUTE         1     1.149     R22C16C.F1 to     R21C17C.A0 n13_adj_419
CTOOFX_DEL  ---     0.661     R21C17C.A0 to   R21C17C.OFX0 SLICE_22
ROUTE         1     0.000   R21C17C.OFX0 to    R21C17C.DI0 A_AUX_9__N_52 (to edo_presente)
                  --------
                    4.039   (37.7% logic, 62.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C17C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.897ns (weighted slack = -72.781ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i1  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i5  (to edo_presente +)

   Delay:               3.989ns  (38.2% logic, 61.8% route), 3 logic levels.

 Constraint Details:

      3.989ns physical path delay CALL0/SLICE_38 to SLICE_30 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.897ns

 Physical Path Details:

      Data path CALL0/SLICE_38 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C18C.CLK to     R21C18C.Q0 CALL0/SLICE_38 (from m_clk_c)
ROUTE        10     1.346     R21C18C.Q0 to     R22C17A.D0 Data_out_27_N_128_0
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 SLICE_68
ROUTE         1     1.121     R22C17A.F0 to     R21C18A.C1 B_AUX_9__N_97
CTOOFX_DEL  ---     0.661     R21C18A.C1 to   R21C18A.OFX0 SLICE_30
ROUTE         1     0.000   R21C18A.OFX0 to    R21C18A.DI0 B_AUX_9__N_95 (to edo_presente)
                  --------
                    3.989   (38.2% logic, 61.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C18A.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.878ns (weighted slack = -71.240ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i7  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               3.970ns  (30.4% logic, 69.6% route), 3 logic levels.

 Constraint Details:

      3.970ns physical path delay CALL0/SLICE_41 to SLICE_22 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.878ns

 Physical Path Details:

      Data path CALL0/SLICE_41 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 CALL0/SLICE_41 (from m_clk_c)
ROUTE        14     1.537     R23C19A.Q0 to     R22C16C.C0 Data_out_27_N_128_15
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SLICE_70
ROUTE         4     1.227     R22C16C.F0 to     R21C17C.M0 n2053
MTOOFX_DEL  ---     0.345     R21C17C.M0 to   R21C17C.OFX0 SLICE_22
ROUTE         1     0.000   R21C17C.OFX0 to    R21C17C.DI0 A_AUX_9__N_52 (to edo_presente)
                  --------
                    3.970   (30.4% logic, 69.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C17C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.878ns (weighted slack = -71.240ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i7  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i4  (to edo_presente +)

   Delay:               3.970ns  (30.4% logic, 69.6% route), 3 logic levels.

 Constraint Details:

      3.970ns physical path delay CALL0/SLICE_41 to SLICE_23 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.878ns

 Physical Path Details:

      Data path CALL0/SLICE_41 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C19A.CLK to     R23C19A.Q0 CALL0/SLICE_41 (from m_clk_c)
ROUTE        14     1.537     R23C19A.Q0 to     R22C16C.C0 Data_out_27_N_128_15
CTOF_DEL    ---     0.452     R22C16C.C0 to     R22C16C.F0 SLICE_70
ROUTE         4     1.227     R22C16C.F0 to     R21C17B.M0 n2053
MTOOFX_DEL  ---     0.345     R21C17B.M0 to   R21C17B.OFX0 SLICE_23
ROUTE         1     0.000   R21C17B.OFX0 to    R21C17B.DI0 A_AUX_9__N_48 (to edo_presente)
                  --------
                    3.970   (30.4% logic, 69.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C17B.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.737ns (weighted slack = -59.799ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i1  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               3.829ns  (39.7% logic, 60.3% route), 3 logic levels.

 Constraint Details:

      3.829ns physical path delay CALL0/SLICE_38 to SLICE_28 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.737ns

 Physical Path Details:

      Data path CALL0/SLICE_38 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C18C.CLK to     R21C18C.Q0 CALL0/SLICE_38 (from m_clk_c)
ROUTE        10     1.279     R21C18C.Q0 to     R22C17B.A1 Data_out_27_N_128_0
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SLICE_69
ROUTE         1     1.028     R22C17B.F1 to     R22C18A.C1 B_AUX_9__N_105
CTOOFX_DEL  ---     0.661     R22C18A.C1 to   R22C18A.OFX0 SLICE_28
ROUTE         1     0.000   R22C18A.OFX0 to    R22C18A.DI0 B_AUX_9__N_103 (to edo_presente)
                  --------
                    3.829   (39.7% logic, 60.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R22C18A.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.736ns (weighted slack = -59.718ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i6  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i5  (to edo_presente +)

   Delay:               3.828ns  (31.5% logic, 68.5% route), 3 logic levels.

 Constraint Details:

      3.828ns physical path delay CALL0/SLICE_40 to SLICE_30 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
     -3.177ns skew and
      0.150ns DIN_SET requirement (totaling 3.092ns) by 0.736ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17D.CLK to     R21C17D.Q1 CALL0/SLICE_40 (from m_clk_c)
ROUTE        14     1.671     R21C17D.Q1 to     R22C18C.D1 Data_out_27_N_128_14
CTOF_DEL    ---     0.452     R22C18C.D1 to     R22C18C.F1 SLICE_72
ROUTE         4     0.951     R22C18C.F1 to     R21C18A.M0 n2028
MTOOFX_DEL  ---     0.345     R21C18A.M0 to   R21C18A.OFX0 SLICE_30
ROUTE         1     0.000   R21C18A.OFX0 to    R21C18A.DI0 B_AUX_9__N_95 (to edo_presente)
                  --------
                    3.828   (31.5% logic, 68.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R21C18A.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

Warning:   5.680MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "RB_9__N_3" 189.609000 MHz ;
            326 items scored, 326 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 16.645ns (weighted slack = -1350.550ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              14.964ns  (35.2% logic, 64.8% route), 9 logic levels.

 Constraint Details:

     14.964ns physical path delay SLICE_71 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 16.645ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   14.964   (35.2% logic, 64.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 16.517ns (weighted slack = -1340.164ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              14.836ns  (40.9% logic, 59.1% route), 10 logic levels.

 Constraint Details:

     14.836ns physical path delay SLICE_71 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 16.517ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   14.836   (40.9% logic, 59.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 16.024ns (weighted slack = -1300.163ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              14.343ns  (36.8% logic, 63.2% route), 9 logic levels.

 Constraint Details:

     14.343ns physical path delay SLICE_70 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 16.024ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   14.343   (36.8% logic, 63.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.896ns (weighted slack = -1289.777ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              14.215ns  (42.7% logic, 57.3% route), 10 logic levels.

 Constraint Details:

     14.215ns physical path delay SLICE_70 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.896ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   14.215   (42.7% logic, 57.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.865ns (weighted slack = -1287.262ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              14.184ns  (37.2% logic, 62.8% route), 9 logic levels.

 Constraint Details:

     14.184ns physical path delay SLICE_70 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.865ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   14.184   (37.2% logic, 62.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.737ns (weighted slack = -1276.876ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              14.056ns  (43.2% logic, 56.8% route), 10 logic levels.

 Constraint Details:

     14.056ns physical path delay SLICE_70 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.737ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   14.056   (43.2% logic, 56.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.627ns (weighted slack = -1267.951ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              13.946ns  (37.8% logic, 62.2% route), 9 logic levels.

 Constraint Details:

     13.946ns physical path delay SLICE_71 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.627ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   13.946   (37.8% logic, 62.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.499ns (weighted slack = -1257.565ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              13.818ns  (43.9% logic, 56.1% route), 10 logic levels.

 Constraint Details:

     13.818ns physical path delay SLICE_71 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.499ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   13.818   (43.9% logic, 56.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.410ns (weighted slack = -1250.344ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              13.729ns  (34.6% logic, 65.4% route), 8 logic levels.

 Constraint Details:

     13.729ns physical path delay SLICE_71 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.410ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF1_DE  ---     0.569    R24C17B.FCI to     R24C17B.F1 SLICE_2
ROUTE         1     0.678     R24C17B.F1 to     R23C17B.C0 CALL1/CALL2/resul_2_2
CTOF1_DEL   ---     0.786     R23C17B.C0 to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   13.729   (34.6% logic, 65.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.


Error: The following path exceeds requirements by 15.410ns (weighted slack = -1250.344ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:              13.729ns  (34.6% logic, 65.4% route), 8 logic levels.

 Constraint Details:

     13.729ns physical path delay SLICE_71 to SLICE_18 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.443ns skew and
      0.303ns M_SET requirement (totaling -1.681ns) by 15.410ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF1_DEL   ---     0.786     R23C18B.C0 to     R23C18B.F1 SLICE_14
ROUTE         1     0.678     R23C18B.F1 to     R24C18B.C0 CALL1/CALL2/resul_4_2
CTOF_DEL    ---     0.452     R24C18B.C0 to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     1.762     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                   13.729   (34.6% logic, 65.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B0 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B0 to     R21C18B.F0 SLICE_66
ROUTE         3     2.223     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                   11.882   (18.8% logic, 81.2% route), 3 logic levels.

Warning:   0.738MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "RA_9__N_1" 189.609000 MHz ;
            326 items scored, 326 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 18.656ns (weighted slack = -1513.719ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              15.314ns  (34.4% logic, 65.6% route), 9 logic levels.

 Constraint Details:

     15.314ns physical path delay SLICE_71 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 18.656ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   15.314   (34.4% logic, 65.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 18.528ns (weighted slack = -1503.333ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              15.186ns  (40.0% logic, 60.0% route), 10 logic levels.

 Constraint Details:

     15.186ns physical path delay SLICE_71 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 18.528ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   15.186   (40.0% logic, 60.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 18.035ns (weighted slack = -1463.332ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.693ns  (35.9% logic, 64.1% route), 9 logic levels.

 Constraint Details:

     14.693ns physical path delay SLICE_70 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 18.035ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.693   (35.9% logic, 64.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.907ns (weighted slack = -1452.946ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.565ns  (41.7% logic, 58.3% route), 10 logic levels.

 Constraint Details:

     14.565ns physical path delay SLICE_70 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.907ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.565   (41.7% logic, 58.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.876ns (weighted slack = -1450.431ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.534ns  (36.3% logic, 63.7% route), 9 logic levels.

 Constraint Details:

     14.534ns physical path delay SLICE_70 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.876ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.534   (36.3% logic, 63.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.748ns (weighted slack = -1440.045ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.406ns  (42.2% logic, 57.8% route), 10 logic levels.

 Constraint Details:

     14.406ns physical path delay SLICE_70 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.748ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.406   (42.2% logic, 57.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.638ns (weighted slack = -1431.120ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.296ns  (36.9% logic, 63.1% route), 9 logic levels.

 Constraint Details:

     14.296ns physical path delay SLICE_71 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.638ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.296   (36.9% logic, 63.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.510ns (weighted slack = -1420.734ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.168ns  (42.9% logic, 57.1% route), 10 logic levels.

 Constraint Details:

     14.168ns physical path delay SLICE_71 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.510ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.168   (42.9% logic, 57.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.421ns (weighted slack = -1413.513ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.079ns  (33.8% logic, 66.2% route), 8 logic levels.

 Constraint Details:

     14.079ns physical path delay SLICE_71 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.421ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF1_DE  ---     0.569    R24C17B.FCI to     R24C17B.F1 SLICE_2
ROUTE         1     0.678     R24C17B.F1 to     R23C17B.C0 CALL1/CALL2/resul_2_2
CTOF1_DEL   ---     0.786     R23C17B.C0 to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.079   (33.8% logic, 66.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.


Error: The following path exceeds requirements by 17.421ns (weighted slack = -1413.513ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i6  (to RA_9__N_1 +)

   Delay:              14.079ns  (33.8% logic, 66.2% route), 8 logic levels.

 Constraint Details:

     14.079ns physical path delay SLICE_71 to SLICE_68 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      3.104ns skew and
      0.303ns M_SET requirement (totaling -3.342ns) by 17.421ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF1_DEL   ---     0.786     R23C18B.C0 to     R23C18B.F1 SLICE_14
ROUTE         1     0.678     R23C18B.F1 to     R24C18B.C0 CALL1/CALL2/resul_4_2
CTOF_DEL    ---     0.452     R24C18B.C0 to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     2.112     R25C18A.F1 to     R22C17A.M1 SALIDA_c_5 (to RA_9__N_1)
                  --------
                   14.079   (33.8% logic, 66.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B0 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.562     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                   10.221   (21.8% logic, 78.2% route), 3 logic levels.

Warning:   0.658MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "FACT1_5__N_310" 444.247000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.001ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            SLICE_65

   Delay:               2.250ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.486ns (weighted slack = 3.408ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i1  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i6  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i5

   Delay:               3.951ns  (21.8% logic, 78.2% route), 2 logic levels.

 Constraint Details:

      3.951ns physical path delay SLICE_53 to SLICE_67 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 0.486ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53 (from edo_presente)
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D1 IR_0
CTOF_DEL    ---     0.452     R21C18D.D1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.755     R21C18D.F1 to    R22C17C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.951   (21.8% logic, 78.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C17C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 0.601ns (weighted slack = 4.214ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i6  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i5

   Delay:               3.836ns  (22.4% logic, 77.6% route), 2 logic levels.

 Constraint Details:

      3.836ns physical path delay SLICE_13 to SLICE_67 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 0.601ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q0 SLICE_13 (from edo_presente)
ROUTE         2     1.220     R23C18C.Q0 to     R21C18D.A1 IR_1
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.755     R21C18D.F1 to    R22C17C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.836   (22.4% logic, 77.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C17C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 0.865ns (weighted slack = 6.066ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i1  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i2  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i1

   Delay:               3.572ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.572ns physical path delay SLICE_53 to SLICE_70 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 0.865ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53 (from edo_presente)
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D1 IR_0
CTOF_DEL    ---     0.452     R21C18D.D1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.376     R21C18D.F1 to    R22C16C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.572   (24.1% logic, 75.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 0.910ns (weighted slack = 6.381ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i3  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i6  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i5

   Delay:               3.527ns  (24.4% logic, 75.6% route), 2 logic levels.

 Constraint Details:

      3.527ns physical path delay SLICE_13 to SLICE_67 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 0.910ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q1 SLICE_13 (from edo_presente)
ROUTE         2     0.911     R23C18C.Q1 to     R21C18D.B1 IR_2
CTOF_DEL    ---     0.452     R21C18D.B1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.755     R21C18D.F1 to    R22C17C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.527   (24.4% logic, 75.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C17C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 0.980ns (weighted slack = 6.872ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i2  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i1

   Delay:               3.457ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      3.457ns physical path delay SLICE_13 to SLICE_70 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 0.980ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q0 SLICE_13 (from edo_presente)
ROUTE         2     1.220     R23C18C.Q0 to     R21C18D.A1 IR_1
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.376     R21C18D.F1 to    R22C16C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.457   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 1.136ns (weighted slack = 7.966ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i6  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i5

   Delay:               3.301ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.301ns physical path delay SLICE_12 to SLICE_67 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 1.136ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12 (from edo_presente)
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C1 IR_3
CTOF_DEL    ---     0.452     R21C18D.C1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.755     R21C18D.F1 to    R22C17C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.301   (26.1% logic, 73.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C17C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 1.251ns (weighted slack = 8.773ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i1  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i2  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT2_5__I_0_i1

   Delay:               3.186ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.186ns physical path delay SLICE_53 to SLICE_71 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 1.251ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53 (from edo_presente)
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D1 IR_0
CTOF_DEL    ---     0.452     R21C18D.D1 to     R21C18D.F1 SLICE_65
ROUTE         6     0.990     R21C18D.F1 to    R23C16C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.186   (27.0% logic, 73.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 1.289ns (weighted slack = 9.039ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i3  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i2  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i1

   Delay:               3.148ns  (27.4% logic, 72.6% route), 2 logic levels.

 Constraint Details:

      3.148ns physical path delay SLICE_13 to SLICE_70 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 1.289ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q1 SLICE_13 (from edo_presente)
ROUTE         2     0.911     R23C18C.Q1 to     R21C18D.B1 IR_2
CTOF_DEL    ---     0.452     R21C18D.B1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.376     R21C18D.F1 to    R22C16C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.148   (27.4% logic, 72.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 1.366ns (weighted slack = 9.579ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i2  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT2_5__I_0_i1

   Delay:               3.071ns  (28.0% logic, 72.0% route), 2 logic levels.

 Constraint Details:

      3.071ns physical path delay SLICE_13 to SLICE_71 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 1.366ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18C.CLK to     R23C18C.Q0 SLICE_13 (from edo_presente)
ROUTE         2     1.220     R23C18C.Q0 to     R21C18D.A1 IR_1
CTOF_DEL    ---     0.452     R21C18D.A1 to     R21C18D.F1 SLICE_65
ROUTE         6     0.990     R21C18D.F1 to    R23C16C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    3.071   (28.0% logic, 72.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18C.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.


Passed: The following path meets requirements by 1.515ns (weighted slack = 10.624ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MBR_27__I_0_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i2  (to FACT1_5__N_310 +)
                   FF                        CALL1/FACT1_5__I_0_i1

   Delay:               2.922ns  (29.5% logic, 70.5% route), 2 logic levels.

 Constraint Details:

      2.922ns physical path delay SLICE_12 to SLICE_70 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
     -4.364ns skew and
      0.248ns LSR_SET requirement (totaling 4.437ns) by 1.515ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12 (from edo_presente)
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C1 IR_3
CTOF_DEL    ---     0.452     R21C18D.C1 to     R21C18D.F1 SLICE_65
ROUTE         6     1.376     R21C18D.F1 to    R22C16C.LSR n1704 (to FACT1_5__N_310)
                  --------
                    2.922   (29.5% logic, 70.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.409    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.685     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.452     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   12.675   (20.8% logic, 79.2% route), 4 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "RC_9__N_8" 189.609000 MHz ;
            326 items scored, 326 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 16.911ns (weighted slack = -1372.133ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              14.199ns  (37.1% logic, 62.9% route), 9 logic levels.

 Constraint Details:

     14.199ns physical path delay SLICE_71 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 16.911ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   14.199   (37.1% logic, 62.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 16.783ns (weighted slack = -1361.747ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              14.071ns  (43.2% logic, 56.8% route), 10 logic levels.

 Constraint Details:

     14.071ns physical path delay SLICE_71 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 16.783ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   14.071   (43.2% logic, 56.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 16.290ns (weighted slack = -1321.746ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              13.578ns  (38.8% logic, 61.2% route), 9 logic levels.

 Constraint Details:

     13.578ns physical path delay SLICE_70 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 16.290ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   13.578   (38.8% logic, 61.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 16.162ns (weighted slack = -1311.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              13.450ns  (45.2% logic, 54.8% route), 10 logic levels.

 Constraint Details:

     13.450ns physical path delay SLICE_70 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 16.162ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   13.450   (45.2% logic, 54.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 16.131ns (weighted slack = -1308.845ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              13.419ns  (39.3% logic, 60.7% route), 9 logic levels.

 Constraint Details:

     13.419ns physical path delay SLICE_70 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 16.131ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   13.419   (39.3% logic, 60.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 16.003ns (weighted slack = -1298.459ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              13.291ns  (45.7% logic, 54.3% route), 10 logic levels.

 Constraint Details:

     13.291ns physical path delay SLICE_70 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 16.003ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   13.291   (45.7% logic, 54.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 15.893ns (weighted slack = -1289.534ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              13.181ns  (40.0% logic, 60.0% route), 9 logic levels.

 Constraint Details:

     13.181ns physical path delay SLICE_71 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 15.893ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   13.181   (40.0% logic, 60.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 15.765ns (weighted slack = -1279.148ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              13.053ns  (46.5% logic, 53.5% route), 10 logic levels.

 Constraint Details:

     13.053ns physical path delay SLICE_71 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 15.765ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   13.053   (46.5% logic, 53.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 15.676ns (weighted slack = -1271.927ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              12.964ns  (36.7% logic, 63.3% route), 8 logic levels.

 Constraint Details:

     12.964ns physical path delay SLICE_71 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 15.676ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF1_DE  ---     0.569    R24C17B.FCI to     R24C17B.F1 SLICE_2
ROUTE         1     0.678     R24C17B.F1 to     R23C17B.C0 CALL1/CALL2/resul_2_2
CTOF1_DEL   ---     0.786     R23C17B.C0 to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   12.964   (36.7% logic, 63.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 15.676ns (weighted slack = -1271.927ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:              12.964ns  (36.7% logic, 63.3% route), 8 logic levels.

 Constraint Details:

     12.964ns physical path delay SLICE_71 to SLICE_14 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      2.474ns skew and
      0.303ns M_SET requirement (totaling -2.712ns) by 15.676ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF1_DEL   ---     0.786     R23C18B.C0 to     R23C18B.F1 SLICE_14
ROUTE         1     0.678     R23C18B.F1 to     R24C18B.C0 CALL1/CALL2/resul_4_2
CTOF_DEL    ---     0.452     R24C18B.C0 to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.997     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                   12.964   (36.7% logic, 63.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R22C17C.B1 edo_presente
CTOF_DEL    ---     0.452     R22C17C.B1 to     R22C17C.F1 SLICE_67
ROUTE         3     1.192     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                   10.851   (20.6% logic, 79.4% route), 3 logic levels.

Warning:   0.726MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "m_clk_c" 444.247000 MHz ;
            50 items scored, 49 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 11.129ns (weighted slack = -78.042ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i2  (to m_clk_c +)
                   FF                        CALL0/Data_out_i1

   Delay:               8.025ns  (10.7% logic, 89.3% route), 2 logic levels.

 Constraint Details:

      8.025ns physical path delay SLICE_8 to CALL0/SLICE_38 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 11.129ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q0 SLICE_8 (from edo_presente)
ROUTE         1     3.136     R24C18D.Q0 to      R2C19C.A1 MAR_3
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SLICE_64
ROUTE         7     4.028      R2C19C.F1 to    R21C18C.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    8.025   (10.7% logic, 89.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.750ns (weighted slack = -75.384ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i6  (to m_clk_c +)
                   FF                        CALL0/Data_out_i5

   Delay:               7.646ns  (11.3% logic, 88.7% route), 2 logic levels.

 Constraint Details:

      7.646ns physical path delay SLICE_8 to CALL0/SLICE_40 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.750ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q0 SLICE_8 (from edo_presente)
ROUTE         1     3.136     R24C18D.Q0 to      R2C19C.A1 MAR_3
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SLICE_64
ROUTE         7     3.649      R2C19C.F1 to    R21C17D.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.646   (11.3% logic, 88.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.750ns (weighted slack = -75.384ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i4  (to m_clk_c +)
                   FF                        CALL0/Data_out_i3

   Delay:               7.646ns  (11.3% logic, 88.7% route), 2 logic levels.

 Constraint Details:

      7.646ns physical path delay SLICE_8 to CALL0/SLICE_39 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.750ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q0 SLICE_8 (from edo_presente)
ROUTE         1     3.136     R24C18D.Q0 to      R2C19C.A1 MAR_3
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SLICE_64
ROUTE         7     3.649      R2C19C.F1 to    R21C17A.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.646   (11.3% logic, 88.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.748ns (weighted slack = -75.370ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i5  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i2  (to m_clk_c +)
                   FF                        CALL0/Data_out_i1

   Delay:               7.644ns  (11.3% logic, 88.7% route), 2 logic levels.

 Constraint Details:

      7.644ns physical path delay SLICE_8 to CALL0/SLICE_38 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.748ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q1 SLICE_8 (from edo_presente)
ROUTE         1     2.755     R24C18D.Q1 to      R2C19C.D1 MAR_4
CTOF_DEL    ---     0.452      R2C19C.D1 to      R2C19C.F1 SLICE_64
ROUTE         7     4.028      R2C19C.F1 to    R21C18C.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.644   (11.3% logic, 88.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.737ns (weighted slack = -75.293ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i9  (to m_clk_c +)

   Delay:               7.633ns  (11.3% logic, 88.7% route), 2 logic levels.

 Constraint Details:

      7.633ns physical path delay SLICE_8 to SLICE_2 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.737ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q0 SLICE_8 (from edo_presente)
ROUTE         1     3.136     R24C18D.Q0 to      R2C19C.A1 MAR_3
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SLICE_64
ROUTE         7     3.636      R2C19C.F1 to    R24C17B.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.633   (11.3% logic, 88.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R24C17B.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.369ns (weighted slack = -72.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i5  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i6  (to m_clk_c +)
                   FF                        CALL0/Data_out_i5

   Delay:               7.265ns  (11.9% logic, 88.1% route), 2 logic levels.

 Constraint Details:

      7.265ns physical path delay SLICE_8 to CALL0/SLICE_40 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.369ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q1 SLICE_8 (from edo_presente)
ROUTE         1     2.755     R24C18D.Q1 to      R2C19C.D1 MAR_4
CTOF_DEL    ---     0.452      R2C19C.D1 to      R2C19C.F1 SLICE_64
ROUTE         7     3.649      R2C19C.F1 to    R21C17D.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.265   (11.9% logic, 88.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.369ns (weighted slack = -72.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i5  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i4  (to m_clk_c +)
                   FF                        CALL0/Data_out_i3

   Delay:               7.265ns  (11.9% logic, 88.1% route), 2 logic levels.

 Constraint Details:

      7.265ns physical path delay SLICE_8 to CALL0/SLICE_39 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.369ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q1 SLICE_8 (from edo_presente)
ROUTE         1     2.755     R24C18D.Q1 to      R2C19C.D1 MAR_4
CTOF_DEL    ---     0.452      R2C19C.D1 to      R2C19C.F1 SLICE_64
ROUTE         7     3.649      R2C19C.F1 to    R21C17A.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.265   (11.9% logic, 88.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 10.356ns (weighted slack = -72.621ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i5  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i9  (to m_clk_c +)

   Delay:               7.252ns  (11.9% logic, 88.1% route), 2 logic levels.

 Constraint Details:

      7.252ns physical path delay SLICE_8 to SLICE_2 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 10.356ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q1 SLICE_8 (from edo_presente)
ROUTE         1     2.755     R24C18D.Q1 to      R2C19C.D1 MAR_4
CTOF_DEL    ---     0.452      R2C19C.D1 to      R2C19C.F1 SLICE_64
ROUTE         7     3.636      R2C19C.F1 to    R24C17B.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    7.252   (11.9% logic, 88.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R24C17B.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 9.972ns (weighted slack = -69.928ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i11  (to m_clk_c +)
                   FF                        CALL0/Data_out_i10

   Delay:               6.868ns  (12.5% logic, 87.5% route), 2 logic levels.

 Constraint Details:

      6.868ns physical path delay SLICE_8 to CALL0/SLICE_43 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 9.972ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q0 SLICE_8 (from edo_presente)
ROUTE         1     3.136     R24C18D.Q0 to      R2C19C.A1 MAR_3
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SLICE_64
ROUTE         7     2.871      R2C19C.F1 to    R23C19C.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    6.868   (12.5% logic, 87.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R23C19C.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.


Error: The following path exceeds requirements by 9.972ns (weighted slack = -69.928ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i4  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i8  (to m_clk_c +)
                   FF                        CALL0/Data_out_i7

   Delay:               6.868ns  (12.5% logic, 87.5% route), 2 logic levels.

 Constraint Details:

      6.868ns physical path delay SLICE_8 to CALL0/SLICE_41 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
      0.321ns delay constraint less
      3.177ns skew and
      0.248ns LSR_SET requirement (totaling -3.104ns) by 9.972ns

 Physical Path Details:

      Data path SLICE_8 to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C18D.CLK to     R24C18D.Q0 SLICE_8 (from edo_presente)
ROUTE         1     3.136     R24C18D.Q0 to      R2C19C.A1 MAR_3
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SLICE_64
ROUTE         7     2.871      R2C19C.F1 to    R23C19A.LSR CALL0/n1487 (to m_clk_c)
                  --------
                    6.868   (12.5% logic, 87.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C18D.CLK edo_presente
                  --------
                    8.311   (21.4% logic, 78.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.762       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    5.134   (26.7% logic, 73.3% route), 1 logic levels.

Warning:  12.455MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "RD_9__N_14" 189.609000 MHz ;
            326 items scored, 326 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 14.494ns (weighted slack = -1176.021ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              13.210ns  (39.9% logic, 60.1% route), 9 logic levels.

 Constraint Details:

     13.210ns physical path delay SLICE_71 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 14.494ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   13.210   (39.9% logic, 60.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 14.366ns (weighted slack = -1165.635ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              13.082ns  (46.4% logic, 53.6% route), 10 logic levels.

 Constraint Details:

     13.082ns physical path delay SLICE_71 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 14.366ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   13.082   (46.4% logic, 53.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.873ns (weighted slack = -1125.634ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              12.589ns  (41.9% logic, 58.1% route), 9 logic levels.

 Constraint Details:

     12.589ns physical path delay SLICE_70 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.873ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   12.589   (41.9% logic, 58.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.745ns (weighted slack = -1115.248ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              12.461ns  (48.7% logic, 51.3% route), 10 logic levels.

 Constraint Details:

     12.461ns physical path delay SLICE_70 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.745ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.431     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
C1TOFCO_DE  ---     0.786     R24C17A.C1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   12.461   (48.7% logic, 51.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.714ns (weighted slack = -1112.733ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              12.430ns  (42.4% logic, 57.6% route), 9 logic levels.

 Constraint Details:

     12.430ns physical path delay SLICE_70 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.714ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   12.430   (42.4% logic, 57.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.586ns (weighted slack = -1102.347ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              12.302ns  (49.4% logic, 50.6% route), 10 logic levels.

 Constraint Details:

     12.302ns physical path delay SLICE_70 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.586ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     1.272     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
C1TOFCO_DE  ---     0.786     R24C17A.A1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   12.302   (49.4% logic, 50.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.476ns (weighted slack = -1093.422ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              12.192ns  (43.3% logic, 56.7% route), 9 logic levels.

 Constraint Details:

     12.192ns physical path delay SLICE_71 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.476ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   12.192   (43.3% logic, 56.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.348ns (weighted slack = -1083.036ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              12.064ns  (50.3% logic, 49.7% route), 10 logic levels.

 Constraint Details:

     12.064ns physical path delay SLICE_71 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.348ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     1.034     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
C1TOFCO_DE  ---     0.786     R24C17A.D1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF0_DE  ---     0.517    R23C17B.FCI to     R23C17B.F0 SLICE_18
ROUTE         1     1.028     R23C17B.F0 to     R23C18A.C1 CALL1/CALL2/resul_3_1
C1TOFCO_DE  ---     0.786     R23C18A.C1 to    R23C18A.FCO SLICE_15
ROUTE         1     0.000    R23C18A.FCO to    R23C18B.FCI CALL1/CALL2/n1851
FCITOF0_DE  ---     0.517    R23C18B.FCI to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   12.064   (50.3% logic, 49.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.259ns (weighted slack = -1075.815ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              11.975ns  (39.7% logic, 60.3% route), 8 logic levels.

 Constraint Details:

     11.975ns physical path delay SLICE_71 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.259ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF1_DE  ---     0.569    R24C17B.FCI to     R24C17B.F1 SLICE_2
ROUTE         1     0.678     R24C17B.F1 to     R23C17B.C0 CALL1/CALL2/resul_2_2
CTOF1_DEL   ---     0.786     R23C17B.C0 to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF_DEL    ---     0.452     R23C18B.C0 to     R23C18B.F0 SLICE_14
ROUTE         1     1.396     R23C18B.F0 to     R24C18A.C1 CALL1/CALL2/resul_4_1
C1TOFCO_DE  ---     0.786     R24C18A.C1 to    R24C18A.FCO SLICE_11
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI CALL1/CALL2/n1854
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   11.975   (39.7% logic, 60.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.


Error: The following path exceeds requirements by 13.259ns (weighted slack = -1075.815ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:              11.975ns  (39.7% logic, 60.3% route), 8 logic levels.

 Constraint Details:

     11.975ns physical path delay SLICE_71 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
      0.065ns delay constraint less
      1.199ns skew and
      0.150ns DIN_SET requirement (totaling -1.284ns) by 13.259ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     2.052     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
C1TOFCO_DE  ---     0.786     R24C17A.B1 to    R24C17A.FCO SLICE_3
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI CALL1/CALL2/n1860
FCITOF0_DE  ---     0.517    R24C17B.FCI to     R24C17B.F0 SLICE_2
ROUTE         1     1.396     R24C17B.F0 to     R23C17A.C1 CALL1/CALL2/resul_2_1
C1TOFCO_DE  ---     0.786     R23C17A.C1 to    R23C17A.FCO SLICE_19
ROUTE         1     0.000    R23C17A.FCO to    R23C17B.FCI CALL1/CALL2/n1848
FCITOF1_DE  ---     0.569    R23C17B.FCI to     R23C17B.F1 SLICE_18
ROUTE         1     1.955     R23C17B.F1 to     R23C18B.C0 CALL1/CALL2/resul_3_2
CTOF1_DEL   ---     0.786     R23C18B.C0 to     R23C18B.F1 SLICE_14
ROUTE         1     0.678     R23C18B.F1 to     R24C18B.C0 CALL1/CALL2/resul_4_2
CTOF_DEL    ---     0.452     R24C18B.C0 to     R24C18B.F0 SLICE_10
ROUTE         1     1.129     R24C18B.F0 to     R25C18A.C1 CALL1/CALL2/resul_5_1
CTOF_DEL    ---     0.452     R25C18A.C1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.008     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                   11.975   (39.7% logic, 60.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     2.733      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.409    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     1.335     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.452     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     2.818     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                   13.325   (19.8% logic, 80.2% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         59.PAD to       59.PADDI m_clk
ROUTE         8     3.797       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.409     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     3.629      R2C19C.Q0 to     R21C18B.B1 edo_presente
CTOF_DEL    ---     0.452     R21C18B.B1 to     R21C18B.F1 SLICE_66
ROUTE         6     2.467     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                   12.126   (18.4% logic, 81.6% route), 3 logic levels.

Warning:   0.847MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "edo_presente" 189.609000 |             |             |
MHz ;                                   |  189.609 MHz|    5.680 MHz|   3 *
                                        |             |             |
FREQUENCY NET "RB_9__N_3" 189.609000    |             |             |
MHz ;                                   |  189.609 MHz|    0.738 MHz|   9 *
                                        |             |             |
FREQUENCY NET "RA_9__N_1" 189.609000    |             |             |
MHz ;                                   |  189.609 MHz|    0.658 MHz|   9 *
                                        |             |             |
FREQUENCY NET "FACT1_5__N_310"          |             |             |
444.247000 MHz ;                        |  444.247 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "RC_9__N_8" 189.609000    |             |             |
MHz ;                                   |  189.609 MHz|    0.726 MHz|   9 *
                                        |             |             |
FREQUENCY NET "m_clk_c" 444.247000 MHz  |             |             |
;                                       |  444.247 MHz|   12.455 MHz|   2 *
                                        |             |             |
FREQUENCY NET "RD_9__N_14" 189.609000   |             |             |
MHz ;                                   |  189.609 MHz|    0.847 MHz|   9 *
                                        |             |             |
----------------------------------------------------------------------------


6 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
SALIDA_c_5                              |       5|     848|     58.69%
                                        |        |        |
CALL1/CALL2/resul_5_1                   |       1|     840|     58.13%
                                        |        |        |
CALL1/CALL2/resul_4_1                   |       1|     560|     38.75%
                                        |        |        |
CALL1/CALL2/resul_4_2                   |       1|     544|     37.65%
                                        |        |        |
CALL1/CALL2/resul_3_2                   |       1|     504|     34.88%
                                        |        |        |
CALL1/CALL2/resul_3_1                   |       1|     384|     26.57%
                                        |        |        |
CALL1/CALL2/resul_2_2                   |       1|     384|     26.57%
                                        |        |        |
CALL1/CALL2/n1860                       |       1|     352|     24.36%
                                        |        |        |
CALL1/CALL2/n1848                       |       1|     320|     22.15%
                                        |        |        |
CALL1/CALL2/n1851                       |       1|     312|     21.59%
                                        |        |        |
CALL1/CALL2/n1854                       |       1|     288|     19.93%
                                        |        |        |
CALL1/CALL2/resul_2_1                   |       1|     288|     19.93%
                                        |        |        |
SALIDA_c_4                              |       5|     288|     19.93%
                                        |        |        |
CALL1/FACT2_0                           |       6|     260|     17.99%
                                        |        |        |
CALL1/CALL2/resul_3_3                   |       1|     256|     17.72%
                                        |        |        |
CALL1/CALL2/resul_2_3                   |       1|     256|     17.72%
                                        |        |        |
CALL1/FACT2_1                           |       6|     256|     17.72%
                                        |        |        |
CALL1/CALL2/n1861                       |       1|     240|     16.61%
                                        |        |        |
CALL1/FACT1_1                           |       6|     228|     15.78%
                                        |        |        |
CALL1/CALL2/n1849                       |       1|     168|     11.63%
                                        |        |        |
CALL1/FACT1_0                           |       6|     160|     11.07%
                                        |        |        |
CALL1/FACT1_2                           |       6|     160|     11.07%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: m_clk_c   Source: m_clk.PAD   Loads: 8
   Covered under: FREQUENCY NET "m_clk_c" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: edo_presente   Source: SLICE_64.Q0
      Covered under: FREQUENCY NET "m_clk_c" 444.247000 MHz ;   Transfers: 5

Clock Domain: edo_presente   Source: SLICE_64.Q0   Loads: 25
   Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;

   Data transfers from:
   Clock Domain: m_clk_c   Source: m_clk.PAD
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 14

   Clock Domain: RD_9__N_14   Source: SLICE_66.F1
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

   Clock Domain: RC_9__N_8   Source: SLICE_67.F1
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

   Clock Domain: RB_9__N_3   Source: SLICE_66.F0
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

   Clock Domain: RA_9__N_1   Source: SLICE_67.F0
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

Clock Domain: RD_9__N_14   Source: SLICE_66.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RD_9__N_14" 189.609000 MHz ;   Transfers: 12

Clock Domain: RC_9__N_8   Source: SLICE_67.F1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RC_9__N_8" 189.609000 MHz ;   Transfers: 12

Clock Domain: RB_9__N_3   Source: SLICE_66.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RB_9__N_3" 189.609000 MHz ;   Transfers: 12

Clock Domain: RA_9__N_1   Source: SLICE_67.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RA_9__N_1" 189.609000 MHz ;   Transfers: 12

Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: edo_presente   Source: SLICE_64.Q0
      Covered under: FREQUENCY NET "FACT1_5__N_310" 444.247000 MHz ;   Transfers: 16


Timing summary (Setup):
---------------

Timing errors: 1445  Score: 1273346001
Cumulative negative slack: 1273322439

Constraints cover 1597 paths, 8 nets, and 408 connections (85.18% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 03 13:24:39 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o PRACTICA2INTENTO2_impl1.twr -gui -msgset D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml PRACTICA2INTENTO2_impl1.ncd PRACTICA2INTENTO2_impl1.prf 
Design file:     practica2intento2_impl1.ncd
Preference file: practica2intento2_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "edo_presente" 189.609000 MHz ;
            158 items scored, 65 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.830ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i4  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               0.425ns  (68.0% logic, 32.0% route), 2 logic levels.

 Constraint Details:

      0.425ns physical path delay CALL0/SLICE_39 to SLICE_22 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.830ns

 Physical Path Details:

      Data path CALL0/SLICE_39 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17A.CLK to     R21C17A.Q1 CALL0/SLICE_39 (from m_clk_c)
ROUTE         1     0.136     R21C17A.Q1 to     R21C17C.C1 Data_out_27_N_128_12
CTOOFX_DEL  ---     0.156     R21C17C.C1 to   R21C17C.OFX0 SLICE_22
ROUTE         1     0.000   R21C17C.OFX0 to    R21C17C.DI0 A_AUX_9__N_52 (to edo_presente)
                  --------
                    0.425   (68.0% logic, 32.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C17C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i3  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i6  (to edo_presente +)

   Delay:               0.432ns  (66.9% logic, 33.1% route), 2 logic levels.

 Constraint Details:

      0.432ns physical path delay CALL0/SLICE_39 to SLICE_25 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.823ns

 Physical Path Details:

      Data path CALL0/SLICE_39 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17A.CLK to     R21C17A.Q0 CALL0/SLICE_39 (from m_clk_c)
ROUTE         9     0.143     R21C17A.Q0 to     R22C17D.D1 Data_out_27_N_128_10
CTOOFX_DEL  ---     0.156     R22C17D.D1 to   R22C17D.OFX0 SLICE_25
ROUTE         1     0.000   R22C17D.OFX0 to    R22C17D.DI0 A_AUX_9__N_40 (to edo_presente)
                  --------
                    0.432   (66.9% logic, 33.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C17D.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.756ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i5  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i4  (to edo_presente +)

   Delay:               0.499ns  (57.9% logic, 42.1% route), 2 logic levels.

 Constraint Details:

      0.499ns physical path delay CALL0/SLICE_40 to SLICE_23 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.756ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17D.CLK to     R21C17D.Q0 CALL0/SLICE_40 (from m_clk_c)
ROUTE         1     0.210     R21C17D.Q0 to     R21C17B.A1 Data_out_27_N_128_13
CTOOFX_DEL  ---     0.156     R21C17B.A1 to   R21C17B.OFX0 SLICE_23
ROUTE         1     0.000   R21C17B.OFX0 to    R21C17B.DI0 A_AUX_9__N_48 (to edo_presente)
                  --------
                    0.499   (57.9% logic, 42.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C17B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i2  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               0.501ns  (57.7% logic, 42.3% route), 2 logic levels.

 Constraint Details:

      0.501ns physical path delay CALL0/SLICE_38 to SLICE_28 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.754ns

 Physical Path Details:

      Data path CALL0/SLICE_38 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18C.CLK to     R21C18C.Q1 CALL0/SLICE_38 (from m_clk_c)
ROUTE         1     0.212     R21C18C.Q1 to     R22C18A.A1 Data_out_27_N_128_2
CTOOFX_DEL  ---     0.156     R22C18A.A1 to   R22C18A.OFX0 SLICE_28
ROUTE         1     0.000   R22C18A.OFX0 to    R22C18A.DI0 B_AUX_9__N_103 (to edo_presente)
                  --------
                    0.501   (57.7% logic, 42.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C18A.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i1  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i5  (to edo_presente +)

   Delay:               0.501ns  (57.7% logic, 42.3% route), 2 logic levels.

 Constraint Details:

      0.501ns physical path delay CALL0/SLICE_38 to SLICE_30 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.754ns

 Physical Path Details:

      Data path CALL0/SLICE_38 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18C.CLK to     R21C18C.Q0 CALL0/SLICE_38 (from m_clk_c)
ROUTE        10     0.212     R21C18C.Q0 to     R21C18A.A0 Data_out_27_N_128_0
CTOOFX_DEL  ---     0.156     R21C18A.A0 to   R21C18A.OFX0 SLICE_30
ROUTE         1     0.000   R21C18A.OFX0 to    R21C18A.DI0 B_AUX_9__N_95 (to edo_presente)
                  --------
                    0.501   (57.7% logic, 42.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C18A.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.751ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i3  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i4  (to edo_presente +)

   Delay:               0.504ns  (57.3% logic, 42.7% route), 2 logic levels.

 Constraint Details:

      0.504ns physical path delay CALL0/SLICE_39 to SLICE_23 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.751ns

 Physical Path Details:

      Data path CALL0/SLICE_39 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17A.CLK to     R21C17A.Q0 CALL0/SLICE_39 (from m_clk_c)
ROUTE         9     0.215     R21C17A.Q0 to     R21C17B.A0 Data_out_27_N_128_10
CTOOFX_DEL  ---     0.156     R21C17B.A0 to   R21C17B.OFX0 SLICE_23
ROUTE         1     0.000   R21C17B.OFX0 to    R21C17B.DI0 A_AUX_9__N_48 (to edo_presente)
                  --------
                    0.504   (57.3% logic, 42.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C17B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.740ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i6  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i5  (to edo_presente +)

   Delay:               0.515ns  (56.1% logic, 43.9% route), 2 logic levels.

 Constraint Details:

      0.515ns physical path delay CALL0/SLICE_40 to SLICE_30 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.740ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17D.CLK to     R21C17D.Q1 CALL0/SLICE_40 (from m_clk_c)
ROUTE        14     0.226     R21C17D.Q1 to     R21C18A.B0 Data_out_27_N_128_14
CTOOFX_DEL  ---     0.156     R21C18A.B0 to   R21C18A.OFX0 SLICE_30
ROUTE         1     0.000   R21C18A.OFX0 to    R21C18A.DI0 B_AUX_9__N_95 (to edo_presente)
                  --------
                    0.515   (56.1% logic, 43.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C18A.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i3  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i3  (to edo_presente +)

   Delay:               0.516ns  (56.0% logic, 44.0% route), 2 logic levels.

 Constraint Details:

      0.516ns physical path delay CALL0/SLICE_39 to SLICE_22 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.739ns

 Physical Path Details:

      Data path CALL0/SLICE_39 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17A.CLK to     R21C17A.Q0 CALL0/SLICE_39 (from m_clk_c)
ROUTE         9     0.227     R21C17A.Q0 to     R21C17C.B0 Data_out_27_N_128_10
CTOOFX_DEL  ---     0.156     R21C17C.B0 to   R21C17C.OFX0 SLICE_22
ROUTE         1     0.000   R21C17C.OFX0 to    R21C17C.DI0 A_AUX_9__N_52 (to edo_presente)
                  --------
                    0.516   (56.0% logic, 44.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C17C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i3  (from m_clk_c +)
   Destination:    FF         Data in        A_AUX_9__I_0_i6  (to edo_presente +)

   Delay:               0.517ns  (55.9% logic, 44.1% route), 2 logic levels.

 Constraint Details:

      0.517ns physical path delay CALL0/SLICE_39 to SLICE_25 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.738ns

 Physical Path Details:

      Data path CALL0/SLICE_39 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17A.CLK to     R21C17A.Q0 CALL0/SLICE_39 (from m_clk_c)
ROUTE         9     0.228     R21C17A.Q0 to     R22C17D.B0 Data_out_27_N_128_10
CTOOFX_DEL  ---     0.156     R22C17D.B0 to   R22C17D.OFX0 SLICE_25
ROUTE         1     0.000   R22C17D.OFX0 to    R22C17D.DI0 A_AUX_9__N_40 (to edo_presente)
                  --------
                    0.517   (55.9% logic, 44.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C17D.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.731ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL0/Data_out_i6  (from m_clk_c +)
   Destination:    FF         Data in        B_AUX_9__I_0_i1  (to edo_presente +)

   Delay:               0.524ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      0.524ns physical path delay CALL0/SLICE_40 to SLICE_26 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.268ns skew requirement (totaling 1.255ns) by 0.731ns

 Physical Path Details:

      Data path CALL0/SLICE_40 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17D.CLK to     R21C17D.Q1 CALL0/SLICE_40 (from m_clk_c)
ROUTE        14     0.235     R21C17D.Q1 to     R23C16B.C1 Data_out_27_N_128_14
CTOOFX_DEL  ---     0.156     R23C16B.C1 to   R23C16B.OFX0 SLICE_26
ROUTE         1     0.000   R23C16B.OFX0 to    R23C16B.DI0 B_AUX_9__N_111 (to edo_presente)
                  --------
                    0.524   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to CALL0/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C17D.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.

      Destination Clock Path m_clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C16B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "RB_9__N_3" 189.609000 MHz ;
            326 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i2  (to RB_9__N_3 +)

   Delay:               0.669ns  (35.0% logic, 65.0% route), 2 logic levels.

 Constraint Details:

      0.669ns physical path delay SLICE_71 to SLICE_1 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.234ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.279     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
CTOF_DEL    ---     0.101     R24C17A.D1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.156     R24C17A.F1 to     R24C17C.M1 SALIDA_c_1 (to RB_9__N_3)
                  --------
                    0.669   (35.0% logic, 65.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17C.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i4  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i4  (to RB_9__N_3 +)

   Delay:               0.696ns  (33.6% logic, 66.4% route), 2 logic levels.

 Constraint Details:

      0.696ns physical path delay SLICE_72 to SLICE_0 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.261ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q1 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.217     R22C18C.Q1 to     R23C18A.A1 CALL1/FACT2_3
CTOF_DEL    ---     0.101     R23C18A.A1 to     R23C18A.F1 SLICE_15
ROUTE         5     0.245     R23C18A.F1 to     R24C17D.M1 SALIDA_c_3 (to RB_9__N_3)
                  --------
                    0.696   (33.6% logic, 66.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17D.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.280ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i2  (to RB_9__N_3 +)

   Delay:               0.715ns  (32.7% logic, 67.3% route), 2 logic levels.

 Constraint Details:

      0.715ns physical path delay SLICE_70 to SLICE_1 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.280ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.325     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
CTOF_DEL    ---     0.101     R24C17A.A1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.156     R24C17A.F1 to     R24C17C.M1 SALIDA_c_1 (to RB_9__N_3)
                  --------
                    0.715   (32.7% logic, 67.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17C.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i2  (to RB_9__N_3 +)

   Delay:               0.758ns  (30.9% logic, 69.1% route), 2 logic levels.

 Constraint Details:

      0.758ns physical path delay SLICE_70 to SLICE_1 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.323ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.368     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R24C17A.C1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.156     R24C17A.F1 to     R24C17C.M1 SALIDA_c_1 (to RB_9__N_3)
                  --------
                    0.758   (30.9% logic, 69.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17C.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.363ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i6  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:               1.101ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      1.101ns physical path delay SLICE_65 to SLICE_18 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.757ns skew requirement (totaling 0.738ns) by 0.363ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q1 SLICE_65 (from FACT1_5__N_310)
ROUTE         6     0.354     R21C18D.Q1 to     R25C18A.A1 CALL1/FACT2_5
CTOF_DEL    ---     0.101     R25C18A.A1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.513     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                    1.101   (21.3% logic, 78.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.828     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                    5.525   (17.5% logic, 82.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.423ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i1  (to RB_9__N_3 +)

   Delay:               0.858ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      0.858ns physical path delay SLICE_70 to SLICE_1 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.423ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.214     R22C16C.Q0 to     R23C16A.A0 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R23C16A.A0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.410     R23C16A.F0 to     R24C17C.M0 SALIDA_c_0 (to RB_9__N_3)
                  --------
                    0.858   (27.3% logic, 72.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17C.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.433ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i1  (to RB_9__N_3 +)

   Delay:               0.868ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      0.868ns physical path delay SLICE_71 to SLICE_1 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.433ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.224     R23C16C.Q0 to     R23C16A.B0 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R23C16A.B0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.410     R23C16A.F0 to     R24C17C.M0 SALIDA_c_0 (to RB_9__N_3)
                  --------
                    0.868   (27.0% logic, 73.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17C.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.440ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i5  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i5  (to RB_9__N_3 +)

   Delay:               1.178ns  (19.9% logic, 80.1% route), 2 logic levels.

 Constraint Details:

      1.178ns physical path delay SLICE_65 to SLICE_18 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.757ns skew requirement (totaling 0.738ns) by 0.440ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q0 SLICE_65 (from FACT1_5__N_310)
ROUTE         6     0.457     R21C18D.Q0 to     R24C18A.B1 CALL1/FACT2_4
CTOF_DEL    ---     0.101     R24C18A.B1 to     R24C18A.F1 SLICE_11
ROUTE         5     0.487     R24C18A.F1 to     R23C17B.M0 SALIDA_c_4 (to RB_9__N_3)
                  --------
                    1.178   (19.9% logic, 80.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.828     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                    5.525   (17.5% logic, 82.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i6  (to RB_9__N_3 +)

   Delay:               1.194ns  (19.6% logic, 80.4% route), 2 logic levels.

 Constraint Details:

      1.194ns physical path delay SLICE_70 to SLICE_18 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.757ns skew requirement (totaling 0.738ns) by 0.456ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.447     R22C16C.Q0 to     R25C18A.B1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R25C18A.B1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.513     R25C18A.F1 to     R23C17B.M1 SALIDA_c_5 (to RB_9__N_3)
                  --------
                    1.194   (19.6% logic, 80.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.828     R21C18B.F0 to    R23C17B.CLK RB_9__N_3
                  --------
                    5.525   (17.5% logic, 82.5% route), 4 logic levels.


Passed: The following path meets requirements by 0.515ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1006_i2  (to RB_9__N_3 +)

   Delay:               0.950ns  (24.6% logic, 75.4% route), 2 logic levels.

 Constraint Details:

      0.950ns physical path delay SLICE_71 to SLICE_1 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.454ns skew requirement (totaling 0.435ns) by 0.515ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.560     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R24C17A.B1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.156     R24C17A.F1 to     R24C17C.M1 SALIDA_c_1 (to RB_9__N_3)
                  --------
                    0.950   (24.6% logic, 75.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D0 IR_5
CTOF_DEL    ---     0.177     R21C18B.D0 to     R21C18B.F0 SLICE_66
ROUTE         3     0.525     R21C18B.F0 to    R24C17C.CLK RB_9__N_3
                  --------
                    5.222   (18.5% logic, 81.5% route), 4 logic levels.


================================================================================
Preference: FREQUENCY NET "RA_9__N_1" 189.609000 MHz ;
            326 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i1  (to RA_9__N_1 +)

   Delay:               0.452ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.452ns physical path delay SLICE_70 to SLICE_54 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.245ns skew requirement (totaling 0.232ns) by 0.220ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.214     R22C16C.Q0 to     R23C16A.A0 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R23C16A.A0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.004     R23C16A.F0 to    R23C16A.DI0 SALIDA_c_0 (to RA_9__N_1)
                  --------
                    0.452   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.617     R22C17C.F0 to    R23C16A.CLK RA_9__N_1
                  --------
                    5.013   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i1  (to RA_9__N_1 +)

   Delay:               0.462ns  (50.6% logic, 49.4% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay SLICE_71 to SLICE_54 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.245ns skew requirement (totaling 0.232ns) by 0.230ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.224     R23C16C.Q0 to     R23C16A.B0 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R23C16A.B0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.004     R23C16A.F0 to    R23C16A.DI0 SALIDA_c_0 (to RA_9__N_1)
                  --------
                    0.462   (50.6% logic, 49.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.617     R22C17C.F0 to    R23C16A.CLK RA_9__N_1
                  --------
                    5.013   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i2  (to RA_9__N_1 +)

   Delay:               0.891ns  (26.3% logic, 73.7% route), 2 logic levels.

 Constraint Details:

      0.891ns physical path delay SLICE_71 to SLICE_54 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.245ns skew requirement (totaling 0.226ns) by 0.665ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.279     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
CTOF_DEL    ---     0.101     R24C17A.D1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.378     R24C17A.F1 to     R23C16A.M1 SALIDA_c_1 (to RA_9__N_1)
                  --------
                    0.891   (26.3% logic, 73.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.617     R22C17C.F0 to    R23C16A.CLK RA_9__N_1
                  --------
                    5.013   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i2  (to RA_9__N_1 +)

   Delay:               0.937ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      0.937ns physical path delay SLICE_70 to SLICE_54 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.245ns skew requirement (totaling 0.226ns) by 0.711ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.325     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
CTOF_DEL    ---     0.101     R24C17A.A1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.378     R24C17A.F1 to     R23C16A.M1 SALIDA_c_1 (to RA_9__N_1)
                  --------
                    0.937   (25.0% logic, 75.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.617     R22C17C.F0 to    R23C16A.CLK RA_9__N_1
                  --------
                    5.013   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i2  (to RA_9__N_1 +)

   Delay:               0.980ns  (23.9% logic, 76.1% route), 2 logic levels.

 Constraint Details:

      0.980ns physical path delay SLICE_70 to SLICE_54 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.245ns skew requirement (totaling 0.226ns) by 0.754ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.368     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R24C17A.C1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.378     R24C17A.F1 to     R23C16A.M1 SALIDA_c_1 (to RA_9__N_1)
                  --------
                    0.980   (23.9% logic, 76.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.617     R22C17C.F0 to    R23C16A.CLK RA_9__N_1
                  --------
                    5.013   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i2  (to RA_9__N_1 +)

   Delay:               1.172ns  (20.0% logic, 80.0% route), 2 logic levels.

 Constraint Details:

      1.172ns physical path delay SLICE_71 to SLICE_54 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.245ns skew requirement (totaling 0.226ns) by 0.946ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.560     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R24C17A.B1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.378     R24C17A.F1 to     R23C16A.M1 SALIDA_c_1 (to RA_9__N_1)
                  --------
                    1.172   (20.0% logic, 80.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.617     R22C17C.F0 to    R23C16A.CLK RA_9__N_1
                  --------
                    5.013   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.986ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i4  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i4  (to RA_9__N_1 +)

   Delay:               0.805ns  (29.1% logic, 70.9% route), 2 logic levels.

 Constraint Details:

      0.805ns physical path delay SLICE_72 to SLICE_69 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.162ns skew requirement (totaling -0.181ns) by 0.986ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q1 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.217     R22C18C.Q1 to     R23C18A.A1 CALL1/FACT2_3
CTOF_DEL    ---     0.101     R23C18A.A1 to     R23C18A.F1 SLICE_15
ROUTE         5     0.354     R23C18A.F1 to     R22C17B.M1 SALIDA_c_3 (to RA_9__N_1)
                  --------
                    0.805   (29.1% logic, 70.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.210     R22C17C.F0 to    R22C17B.CLK RA_9__N_1
                  --------
                    4.606   (21.0% logic, 79.0% route), 4 logic levels.


Passed: The following path meets requirements by 1.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i3  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i3  (to RA_9__N_1 +)

   Delay:               0.941ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      0.941ns physical path delay SLICE_72 to SLICE_69 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.162ns skew requirement (totaling -0.181ns) by 1.122ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q0 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.434     R22C18C.Q0 to     R23C17A.B1 CALL1/FACT2_2
CTOF_DEL    ---     0.101     R23C17A.B1 to     R23C17A.F1 SLICE_19
ROUTE         5     0.273     R23C17A.F1 to     R22C17B.M0 SALIDA_c_2 (to RA_9__N_1)
                  --------
                    0.941   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.210     R22C17C.F0 to    R22C17B.CLK RA_9__N_1
                  --------
                    4.606   (21.0% logic, 79.0% route), 4 logic levels.


Passed: The following path meets requirements by 1.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i3  (to RA_9__N_1 +)

   Delay:               1.060ns  (22.1% logic, 77.9% route), 2 logic levels.

 Constraint Details:

      1.060ns physical path delay SLICE_70 to SLICE_69 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.162ns skew requirement (totaling -0.181ns) by 1.241ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.553     R22C16C.Q0 to     R23C17A.A1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R23C17A.A1 to     R23C17A.F1 SLICE_19
ROUTE         5     0.273     R23C17A.F1 to     R22C17B.M0 SALIDA_c_2 (to RA_9__N_1)
                  --------
                    1.060   (22.1% logic, 77.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.210     R22C17C.F0 to    R22C17B.CLK RA_9__N_1
                  --------
                    4.606   (21.0% logic, 79.0% route), 4 logic levels.


Passed: The following path meets requirements by 1.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i5  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1003_i5  (to RA_9__N_1 +)

   Delay:               1.070ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      1.070ns physical path delay SLICE_65 to SLICE_68 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.162ns skew requirement (totaling -0.181ns) by 1.251ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q0 SLICE_65 (from FACT1_5__N_310)
ROUTE         6     0.457     R21C18D.Q0 to     R24C18A.B1 CALL1/FACT2_4
CTOF_DEL    ---     0.101     R24C18A.B1 to     R24C18A.F1 SLICE_11
ROUTE         5     0.379     R24C18A.F1 to     R22C17A.M0 SALIDA_c_4 (to RA_9__N_1)
                  --------
                    1.070   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C0 IR_5
CTOF_DEL    ---     0.177     R22C17C.C0 to     R22C17C.F0 SLICE_67
ROUTE         3     0.210     R22C17C.F0 to    R22C17A.CLK RA_9__N_1
                  --------
                    4.606   (21.0% logic, 79.0% route), 4 logic levels.


================================================================================
Preference: FREQUENCY NET "FACT1_5__N_310" 444.247000 MHz ;
            36 items scored, 36 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              A_AUX_9__I_0_i1  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i1  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_20 to SLICE_70 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16A.CLK to     R22C16A.Q0 SLICE_20 (from edo_presente)
ROUTE         1     0.152     R22C16A.Q0 to     R22C16C.M0 A_AUX_0 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C16A.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              A_AUX_9__I_0_i2  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i2  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_21 to SLICE_70 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16B.CLK to     R22C16B.Q0 SLICE_21 (from edo_presente)
ROUTE         1     0.152     R22C16B.Q0 to     R22C16C.M1 A_AUX_1 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C16B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              A_AUX_9__I_0_i6  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i6  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_25 to SLICE_67 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17D.CLK to     R22C17D.Q0 SLICE_25 (from edo_presente)
ROUTE         1     0.152     R22C17D.Q0 to     R22C17C.M1 A_AUX_5 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C17D.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C17C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              B_AUX_9__I_0_i1  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i1  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_26 to SLICE_71 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16B.CLK to     R23C16B.Q0 SLICE_26 (from edo_presente)
ROUTE         1     0.152     R23C16B.Q0 to     R23C16C.M0 B_AUX_0 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C16B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              B_AUX_9__I_0_i2  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i2  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_27 to SLICE_71 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16D.CLK to     R23C16D.Q0 SLICE_27 (from edo_presente)
ROUTE         1     0.152     R23C16D.Q0 to     R23C16C.M1 B_AUX_1 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C16D.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              B_AUX_9__I_0_i3  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i3  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_28 to SLICE_72 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18A.CLK to     R22C18A.Q0 SLICE_28 (from edo_presente)
ROUTE         1     0.152     R22C18A.Q0 to     R22C18C.M0 B_AUX_2 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C18A.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              B_AUX_9__I_0_i4  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i4  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_29 to SLICE_72 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18B.CLK to     R22C18B.Q0 SLICE_29 (from edo_presente)
ROUTE         1     0.152     R22C18B.Q0 to     R22C18C.M1 B_AUX_3 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C18B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              B_AUX_9__I_0_i5  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i5  (to FACT1_5__N_310 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_30 to SLICE_65 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.604ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18A.CLK to     R21C18A.Q0 SLICE_30 (from edo_presente)
ROUTE         1     0.152     R21C18A.Q0 to     R21C18D.M0 B_AUX_4 (to FACT1_5__N_310)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C18A.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              A_AUX_9__I_0_i4  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT1_5__I_0_i4  (to FACT1_5__N_310 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_23 to SLICE_66 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.602ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17B.CLK to     R21C17B.Q0 SLICE_23 (from edo_presente)
ROUTE         1     0.154     R21C17B.Q0 to     R21C18B.M1 A_AUX_3 (to FACT1_5__N_310)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R21C17B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18B.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


Error: The following path exceeds requirements by 1.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              B_AUX_9__I_0_i6  (from edo_presente +)
   Destination:    FF         Data in        CALL1/FACT2_5__I_0_i6  (to FACT1_5__N_310 +)

   Delay:               0.323ns  (41.2% logic, 58.8% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay SLICE_31 to SLICE_65 exceeds
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.908ns skew requirement (totaling 1.889ns) by 1.566ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18D.CLK to     R22C18D.Q0 SLICE_31 (from edo_presente)
ROUTE         1     0.190     R22C18D.Q0 to     R21C18D.M1 B_AUX_5 (to FACT1_5__N_310)
                  --------
                    0.323   (41.2% logic, 58.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R22C18D.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C19B.CLK edo_presente
REG_DEL     ---     0.154    R24C19B.CLK to     R24C19B.Q1 SLICE_53
ROUTE         2     0.517     R24C19B.Q1 to     R21C18D.D0 IR_0
CTOF_DEL    ---     0.177     R21C18D.D0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    5.022   (19.3% logic, 80.7% route), 4 logic levels.


================================================================================
Preference: FREQUENCY NET "RC_9__N_8" 189.609000 MHz ;
            326 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.491ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i1  (to RC_9__N_8 +)

   Delay:               0.718ns  (32.6% logic, 67.4% route), 2 logic levels.

 Constraint Details:

      0.718ns physical path delay SLICE_70 to SLICE_17 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.491ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.214     R22C16C.Q0 to     R23C16A.A0 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R23C16A.A0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.270     R23C16A.F0 to     R23C17C.M0 SALIDA_c_0 (to RC_9__N_8)
                  --------
                    0.718   (32.6% logic, 67.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17C.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i4  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i4  (to RC_9__N_8 +)

   Delay:               0.720ns  (32.5% logic, 67.5% route), 2 logic levels.

 Constraint Details:

      0.720ns physical path delay SLICE_72 to SLICE_16 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.493ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q1 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.217     R22C18C.Q1 to     R23C18A.A1 CALL1/FACT2_3
CTOF_DEL    ---     0.101     R23C18A.A1 to     R23C18A.F1 SLICE_15
ROUTE         5     0.269     R23C18A.F1 to     R23C17D.M1 SALIDA_c_3 (to RC_9__N_8)
                  --------
                    0.720   (32.5% logic, 67.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17D.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i1  (to RC_9__N_8 +)

   Delay:               0.728ns  (32.1% logic, 67.9% route), 2 logic levels.

 Constraint Details:

      0.728ns physical path delay SLICE_71 to SLICE_17 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.501ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.224     R23C16C.Q0 to     R23C16A.B0 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R23C16A.B0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.270     R23C16A.F0 to     R23C17C.M0 SALIDA_c_0 (to RC_9__N_8)
                  --------
                    0.728   (32.1% logic, 67.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17C.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.559ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i2  (to RC_9__N_8 +)

   Delay:               0.786ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      0.786ns physical path delay SLICE_71 to SLICE_17 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.559ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.279     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
CTOF_DEL    ---     0.101     R24C17A.D1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.273     R24C17A.F1 to     R23C17C.M1 SALIDA_c_1 (to RC_9__N_8)
                  --------
                    0.786   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17C.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i3  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i3  (to RC_9__N_8 +)

   Delay:               0.824ns  (28.4% logic, 71.6% route), 2 logic levels.

 Constraint Details:

      0.824ns physical path delay SLICE_72 to SLICE_16 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.597ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q0 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.434     R22C18C.Q0 to     R23C17A.B1 CALL1/FACT2_2
CTOF_DEL    ---     0.101     R23C17A.B1 to     R23C17A.F1 SLICE_19
ROUTE         5     0.156     R23C17A.F1 to     R23C17D.M0 SALIDA_c_2 (to RC_9__N_8)
                  --------
                    0.824   (28.4% logic, 71.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17D.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.605ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i2  (to RC_9__N_8 +)

   Delay:               0.832ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      0.832ns physical path delay SLICE_70 to SLICE_17 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.605ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.325     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
CTOF_DEL    ---     0.101     R24C17A.A1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.273     R24C17A.F1 to     R23C17C.M1 SALIDA_c_1 (to RC_9__N_8)
                  --------
                    0.832   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17C.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.648ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i2  (to RC_9__N_8 +)

   Delay:               0.875ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.875ns physical path delay SLICE_70 to SLICE_17 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.648ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.368     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R24C17A.C1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.273     R24C17A.F1 to     R23C17C.M1 SALIDA_c_1 (to RC_9__N_8)
                  --------
                    0.875   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17C.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.716ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i3  (to RC_9__N_8 +)

   Delay:               0.943ns  (24.8% logic, 75.2% route), 2 logic levels.

 Constraint Details:

      0.943ns physical path delay SLICE_70 to SLICE_16 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.716ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.553     R22C16C.Q0 to     R23C17A.A1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R23C17A.A1 to     R23C17A.F1 SLICE_19
ROUTE         5     0.156     R23C17A.F1 to     R23C17D.M0 SALIDA_c_2 (to RC_9__N_8)
                  --------
                    0.943   (24.8% logic, 75.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17D.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


Passed: The following path meets requirements by 0.821ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i6  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i6  (to RC_9__N_8 +)

   Delay:               0.887ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.887ns physical path delay SLICE_65 to SLICE_14 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.085ns skew requirement (totaling 0.066ns) by 0.821ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q1 SLICE_65 (from FACT1_5__N_310)
ROUTE         6     0.354     R21C18D.Q1 to     R25C18A.A1 CALL1/FACT2_5
CTOF_DEL    ---     0.101     R25C18A.A1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.299     R25C18A.F1 to     R23C18B.M1 SALIDA_c_5 (to RC_9__N_8)
                  --------
                    0.887   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.457     R22C17C.F1 to    R23C18B.CLK RC_9__N_8
                  --------
                    4.853   (19.9% logic, 80.1% route), 4 logic levels.


Passed: The following path meets requirements by 0.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_1009_i2  (to RC_9__N_8 +)

   Delay:               1.067ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      1.067ns physical path delay SLICE_71 to SLICE_17 meets
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.246ns skew requirement (totaling 0.227ns) by 0.840ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.560     R23C16C.Q0 to     R24C17A.B1 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R24C17A.B1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.273     R24C17A.F1 to     R23C17C.M1 SALIDA_c_1 (to RC_9__N_8)
                  --------
                    1.067   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     0.951     R24C18B.Q0 to     R22C17C.C1 IR_5
CTOF_DEL    ---     0.177     R22C17C.C1 to     R22C17C.F1 SLICE_67
ROUTE         3     0.618     R22C17C.F1 to    R23C17C.CLK RC_9__N_8
                  --------
                    5.014   (19.3% logic, 80.7% route), 4 logic levels.


================================================================================
Preference: FREQUENCY NET "m_clk_c" 444.247000 MHz ;
            50 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              edo_presente_991  (from m_clk_c +)
   Destination:    FF         Data in        edo_presente_991  (to m_clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_64 to SLICE_64 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_64 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19C.CLK to      R2C19C.Q0 SLICE_64 (from m_clk_c)
ROUTE        25     0.132      R2C19C.Q0 to      R2C19C.A0 edo_presente
CTOF_DEL    ---     0.101      R2C19C.A0 to      R2C19C.F0 SLICE_64
ROUTE         1     0.000      R2C19C.F0 to     R2C19C.DI0 edo_presente_N_127 (to m_clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
                  --------
                    1.379   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path m_clk to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
                  --------
                    1.379   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i2  (to m_clk_c +)

   Delay:               0.519ns  (45.1% logic, 54.9% route), 2 logic levels.

 Constraint Details:

      0.519ns physical path delay SLICE_9 to CALL0/SLICE_38 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.186ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.285     R24C18C.Q0 to     R21C18C.C1 MAR_1
CTOF_DEL    ---     0.101     R21C18C.C1 to     R21C18C.F1 CALL0/SLICE_38
ROUTE         1     0.000     R21C18C.F1 to    R21C18C.DI1 CALL0/n1800 (to m_clk_c)
                  --------
                    0.519   (45.1% logic, 54.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i1  (to m_clk_c +)

   Delay:               0.519ns  (45.1% logic, 54.9% route), 2 logic levels.

 Constraint Details:

      0.519ns physical path delay SLICE_9 to CALL0/SLICE_38 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.186ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.285     R24C18C.Q0 to     R21C18C.C0 MAR_1
CTOF_DEL    ---     0.101     R21C18C.C0 to     R21C18C.F0 CALL0/SLICE_38
ROUTE         1     0.000     R21C18C.F0 to    R21C18C.DI0 CALL0/n7_adj_411 (to m_clk_c)
                  --------
                    0.519   (45.1% logic, 54.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R21C18C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i7  (to m_clk_c +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_9 to CALL0/SLICE_41 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.189ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.288     R24C18C.Q0 to     R23C19A.D0 MAR_1
CTOF_DEL    ---     0.101     R23C19A.D0 to     R23C19A.F0 CALL0/SLICE_41
ROUTE         1     0.000     R23C19A.F0 to    R23C19A.DI0 CALL0/n7_adj_412 (to m_clk_c)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i13  (to m_clk_c +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_9 to CALL0/SLICE_44 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.189ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.288     R24C18C.Q0 to     R23C19D.D1 MAR_1
CTOF_DEL    ---     0.101     R23C19D.D1 to     R23C19D.F1 CALL0/SLICE_44
ROUTE         1     0.000     R23C19D.F1 to    R23C19D.DI1 CALL0/n7_adj_413 (to m_clk_c)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19D.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i12  (to m_clk_c +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_9 to CALL0/SLICE_44 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.189ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.288     R24C18C.Q0 to     R23C19D.D0 MAR_1
CTOF_DEL    ---     0.101     R23C19D.D0 to     R23C19D.F0 CALL0/SLICE_44
ROUTE         1     0.000     R23C19D.F0 to    R23C19D.DI0 CALL0/n7 (to m_clk_c)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19D.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i8  (to m_clk_c +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_9 to CALL0/SLICE_41 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.189ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.288     R24C18C.Q0 to     R23C19A.D1 MAR_1
CTOF_DEL    ---     0.101     R23C19A.D1 to     R23C19A.F1 CALL0/SLICE_41
ROUTE         1     0.000     R23C19A.F1 to    R23C19A.DI1 CALL0/n7_adj_414 (to m_clk_c)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19A.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i10  (to m_clk_c +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_9 to CALL0/SLICE_43 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.189ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.288     R24C18C.Q0 to     R23C19C.D0 MAR_1
CTOF_DEL    ---     0.101     R23C19C.D0 to     R23C19C.F0 CALL0/SLICE_43
ROUTE         1     0.000     R23C19C.F0 to    R23C19C.DI0 CALL0/n1804 (to m_clk_c)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i2  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i11  (to m_clk_c +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_9 to CALL0/SLICE_43 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.189ns

 Physical Path Details:

      Data path SLICE_9 to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 SLICE_9 (from edo_presente)
ROUTE        13     0.288     R24C18C.Q0 to     R23C19C.D1 MAR_1
CTOF_DEL    ---     0.101     R23C19C.D1 to     R23C19C.F1 CALL0/SLICE_43
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 CALL0/n7_adj_415 (to m_clk_c)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18C.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


Passed: The following path meets requirements by 2.215ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC_5__I_0_1035_i1  (from edo_presente -)
   Destination:    FF         Data in        CALL0/Data_out_i11  (to m_clk_c +)

   Delay:               0.548ns  (42.7% logic, 57.3% route), 2 logic levels.

 Constraint Details:

      0.548ns physical path delay SLICE_10 to CALL0/SLICE_43 meets
      (delay constraint based on source clock period of 5.274ns and destination clock period of 2.251ns)
     -0.013ns DIN_HLD and
     -0.386ns delay constraint less
      1.268ns skew requirement (totaling -1.667ns) by 2.215ns

 Physical Path Details:

      Data path SLICE_10 to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18B.CLK to     R24C18B.Q1 SLICE_10 (from edo_presente)
ROUTE        10     0.314     R24C18B.Q1 to     R23C19C.B1 MAR_0
CTOF_DEL    ---     0.101     R23C19C.B1 to     R23C19C.F1 CALL0/SLICE_43
ROUTE         1     0.000     R23C19C.F1 to    R23C19C.DI1 CALL0/n7_adj_415 (to m_clk_c)
                  --------
                    0.548   (42.7% logic, 57.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
                  --------
                    3.114   (20.4% logic, 79.6% route), 2 logic levels.

      Destination Clock Path m_clk to CALL0/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.364       59.PADDI to    R23C19C.CLK m_clk_c
                  --------
                    1.846   (26.1% logic, 73.9% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "RD_9__N_14" 189.609000 MHz ;
            326 items scored, 12 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i4  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i4  (to RD_9__N_14 +)

   Delay:               0.454ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.454ns physical path delay SLICE_72 to SLICE_15 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.401ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q1 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.217     R22C18C.Q1 to     R23C18A.A1 CALL1/FACT2_3
CTOF_DEL    ---     0.101     R23C18A.A1 to     R23C18A.F1 SLICE_15
ROUTE         5     0.003     R23C18A.F1 to    R23C18A.DI1 SALIDA_c_3 (to RD_9__N_14)
                  --------
                    0.454   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R23C18A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i2  (to RD_9__N_14 +)

   Delay:               0.517ns  (45.3% logic, 54.7% route), 2 logic levels.

 Constraint Details:

      0.517ns physical path delay SLICE_71 to SLICE_3 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.338ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q1 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.279     R23C16C.Q1 to     R24C17A.D1 CALL1/FACT2_1
CTOF_DEL    ---     0.101     R24C17A.D1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.004     R24C17A.F1 to    R24C17A.DI1 SALIDA_c_1 (to RD_9__N_14)
                  --------
                    0.517   (45.3% logic, 54.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R24C17A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i2  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i2  (to RD_9__N_14 +)

   Delay:               0.563ns  (41.6% logic, 58.4% route), 2 logic levels.

 Constraint Details:

      0.563ns physical path delay SLICE_70 to SLICE_3 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.292ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q1 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.325     R22C16C.Q1 to     R24C17A.A1 CALL1/FACT1_1
CTOF_DEL    ---     0.101     R24C17A.A1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.004     R24C17A.F1 to    R24C17A.DI1 SALIDA_c_1 (to RD_9__N_14)
                  --------
                    0.563   (41.6% logic, 58.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R24C17A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i6  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:               0.590ns  (39.7% logic, 60.3% route), 2 logic levels.

 Constraint Details:

      0.590ns physical path delay SLICE_65 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.265ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q1 SLICE_65 (from FACT1_5__N_310)
ROUTE         6     0.354     R21C18D.Q1 to     R25C18A.A1 CALL1/FACT2_5
CTOF_DEL    ---     0.101     R25C18A.A1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.002     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                    0.590   (39.7% logic, 60.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i2  (to RD_9__N_14 +)

   Delay:               0.606ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.606ns physical path delay SLICE_70 to SLICE_3 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.249ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.368     R22C16C.Q0 to     R24C17A.C1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R24C17A.C1 to     R24C17A.F1 SLICE_3
ROUTE         5     0.004     R24C17A.F1 to    R24C17A.DI1 SALIDA_c_1 (to RD_9__N_14)
                  --------
                    0.606   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R24C17A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i1  (to RD_9__N_14 +)

   Delay:               0.606ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.606ns physical path delay SLICE_70 to SLICE_63 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.849ns) by 0.243ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.214     R22C16C.Q0 to     R23C16A.A0 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R23C16A.A0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.158     R23C16A.F0 to     R24C16A.M0 SALIDA_c_0 (to RD_9__N_14)
                  --------
                    0.606   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R24C16A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i1  (to RD_9__N_14 +)

   Delay:               0.616ns  (38.0% logic, 62.0% route), 2 logic levels.

 Constraint Details:

      0.616ns physical path delay SLICE_71 to SLICE_63 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.849ns) by 0.233ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16C.CLK to     R23C16C.Q0 SLICE_71 (from FACT1_5__N_310)
ROUTE         6     0.224     R23C16C.Q0 to     R23C16A.B0 CALL1/FACT2_0
CTOF_DEL    ---     0.101     R23C16A.B0 to     R23C16A.F0 SLICE_54
ROUTE         5     0.158     R23C16A.F0 to     R24C16A.M0 SALIDA_c_0 (to RD_9__N_14)
                  --------
                    0.616   (38.0% logic, 62.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R23C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R24C16A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i3  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i3  (to RD_9__N_14 +)

   Delay:               0.672ns  (34.8% logic, 65.2% route), 2 logic levels.

 Constraint Details:

      0.672ns physical path delay SLICE_72 to SLICE_19 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.183ns

 Physical Path Details:

      Data path SLICE_72 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q0 SLICE_72 (from FACT1_5__N_310)
ROUTE         6     0.434     R22C18C.Q0 to     R23C17A.B1 CALL1/FACT2_2
CTOF_DEL    ---     0.101     R23C17A.B1 to     R23C17A.F1 SLICE_19
ROUTE         5     0.004     R23C17A.F1 to    R23C17A.DI1 SALIDA_c_2 (to RD_9__N_14)
                  --------
                    0.672   (34.8% logic, 65.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C18C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R23C17A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT1_5__I_0_i1  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i6  (to RD_9__N_14 +)

   Delay:               0.683ns  (34.3% logic, 65.7% route), 2 logic levels.

 Constraint Details:

      0.683ns physical path delay SLICE_70 to SLICE_7 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.172ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C16C.CLK to     R22C16C.Q0 SLICE_70 (from FACT1_5__N_310)
ROUTE         6     0.447     R22C16C.Q0 to     R25C18A.B1 CALL1/FACT1_0
CTOF_DEL    ---     0.101     R25C18A.B1 to     R25C18A.F1 SLICE_7
ROUTE         5     0.002     R25C18A.F1 to    R25C18A.DI1 SALIDA_c_5 (to RD_9__N_14)
                  --------
                    0.683   (34.3% logic, 65.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R22C16C.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R25C18A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CALL1/FACT2_5__I_0_i5  (from FACT1_5__N_310 +)
   Destination:    FF         Data in        SALIDA_9__I_0_i5  (to RD_9__N_14 +)

   Delay:               0.693ns  (33.8% logic, 66.2% route), 2 logic levels.

 Constraint Details:

      0.693ns physical path delay SLICE_65 to SLICE_11 exceeds
      (delay constraint based on source clock period of 2.251ns and destination clock period of 5.274ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.868ns skew requirement (totaling 0.855ns) by 0.162ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C18D.CLK to     R21C18D.Q0 SLICE_65 (from FACT1_5__N_310)
ROUTE         6     0.457     R21C18D.Q0 to     R24C18A.B1 CALL1/FACT2_4
CTOF_DEL    ---     0.101     R24C18A.B1 to     R24C18A.F1 SLICE_11
ROUTE         5     0.002     R24C18A.F1 to    R24C18A.DI1 SALIDA_c_4 (to RD_9__N_14)
                  --------
                    0.693   (33.8% logic, 66.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path m_clk to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R23C18D.CLK edo_presente
REG_DEL     ---     0.154    R23C18D.CLK to     R23C18D.Q0 SLICE_12
ROUTE         2     0.263     R23C18D.Q0 to     R21C18D.C0 IR_3
CTOF_DEL    ---     0.177     R21C18D.C0 to     R21C18D.F0 SLICE_65
ROUTE         6     1.060     R21C18D.F0 to    R21C18D.CLK FACT1_5__N_310
                  --------
                    4.768   (20.3% logic, 79.7% route), 4 logic levels.

      Destination Clock Path m_clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         59.PAD to       59.PADDI m_clk
ROUTE         8     1.379       59.PADDI to     R2C19C.CLK m_clk_c
REG_DEL     ---     0.154     R2C19C.CLK to      R2C19C.Q0 SLICE_64
ROUTE        25     1.099      R2C19C.Q0 to    R24C18B.CLK edo_presente
REG_DEL     ---     0.154    R24C18B.CLK to     R24C18B.Q0 SLICE_10
ROUTE        22     1.252     R24C18B.Q0 to     R21C18B.D1 IR_5
CTOF_DEL    ---     0.177     R21C18B.D1 to     R21C18B.F1 SLICE_66
ROUTE         6     0.939     R21C18B.F1 to    R24C18A.CLK RD_9__N_14
                  --------
                    5.636   (17.2% logic, 82.8% route), 4 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "edo_presente" 189.609000 |             |             |
MHz ;                                   |     0.000 ns|    -0.830 ns|   2 *
                                        |             |             |
FREQUENCY NET "RB_9__N_3" 189.609000    |             |             |
MHz ;                                   |     0.000 ns|     0.234 ns|   2  
                                        |             |             |
FREQUENCY NET "RA_9__N_1" 189.609000    |             |             |
MHz ;                                   |     0.000 ns|     0.220 ns|   2  
                                        |             |             |
FREQUENCY NET "FACT1_5__N_310"          |             |             |
444.247000 MHz ;                        |     0.000 ns|    -1.604 ns|   1 *
                                        |             |             |
FREQUENCY NET "RC_9__N_8" 189.609000    |             |             |
MHz ;                                   |     0.000 ns|     0.491 ns|   2  
                                        |             |             |
FREQUENCY NET "m_clk_c" 444.247000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "RD_9__N_14" 189.609000   |             |             |
MHz ;                                   |     0.000 ns|    -0.401 ns|   2 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n1704                                   |       6|      24|     21.24%
                                        |        |        |
Data_out_27_N_128_14                    |      14|      17|     15.04%
                                        |        |        |
Data_out_27_N_128_15                    |      14|      16|     14.16%
                                        |        |        |
Data_out_27_N_128_10                    |       9|      12|     10.62%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: m_clk_c   Source: m_clk.PAD   Loads: 8
   Covered under: FREQUENCY NET "m_clk_c" 444.247000 MHz ;

   Data transfers from:
   Clock Domain: edo_presente   Source: SLICE_64.Q0
      Covered under: FREQUENCY NET "m_clk_c" 444.247000 MHz ;   Transfers: 5

Clock Domain: edo_presente   Source: SLICE_64.Q0   Loads: 25
   Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;

   Data transfers from:
   Clock Domain: m_clk_c   Source: m_clk.PAD
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 14

   Clock Domain: RD_9__N_14   Source: SLICE_66.F1
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

   Clock Domain: RC_9__N_8   Source: SLICE_67.F1
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

   Clock Domain: RB_9__N_3   Source: SLICE_66.F0
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

   Clock Domain: RA_9__N_1   Source: SLICE_67.F0
      Covered under: FREQUENCY NET "edo_presente" 189.609000 MHz ;   Transfers: 6

Clock Domain: RD_9__N_14   Source: SLICE_66.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RD_9__N_14" 189.609000 MHz ;   Transfers: 12

Clock Domain: RC_9__N_8   Source: SLICE_67.F1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RC_9__N_8" 189.609000 MHz ;   Transfers: 12

Clock Domain: RB_9__N_3   Source: SLICE_66.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RB_9__N_3" 189.609000 MHz ;   Transfers: 12

Clock Domain: RA_9__N_1   Source: SLICE_67.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0
      Covered under: FREQUENCY NET "RA_9__N_1" 189.609000 MHz ;   Transfers: 12

Clock Domain: FACT1_5__N_310   Source: SLICE_65.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: edo_presente   Source: SLICE_64.Q0
      Covered under: FREQUENCY NET "FACT1_5__N_310" 444.247000 MHz ;   Transfers: 16


Timing summary (Hold):
---------------

Timing errors: 113  Score: 71633
Cumulative negative slack: 71633

Constraints cover 1597 paths, 8 nets, and 408 connections (85.18% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1445 (setup), 113 (hold)
Score: 1273346001 (setup), 71633 (hold)
Cumulative negative slack: 1273394072 (1273322439+71633)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

