Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Nov 25 21:57:24 2017
| Host         : A205-07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.009        0.000                      0                   92        0.048        0.000                      0                   92        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.009        0.000                      0                   92        0.256        0.000                      0                   92        4.196        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.011        0.000                      0                   92        0.256        0.000                      0                   92        4.196        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.009        0.000                      0                   92        0.048        0.000                      0                   92  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.009        0.000                      0                   92        0.048        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 4.343ns (53.219%)  route 3.818ns (46.781%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    display/clk_out1
    SLICE_X0Y141         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.997     0.620    display/R_pix_r_reg[3]_7[3]
    SLICE_X1Y142         LUT3 (Prop_lut3_I0_O)        0.152     0.772 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.469     1.241    display/R_pix_r_reg[3]_15[1]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.326     1.567 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.567    draw_mod/curr_y_reg[3][1]
    SLICE_X1Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.117 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  draw_mod/cells1_inferred__0/i___0_carry__1/O[3]
                         net (fo=12, routed)          0.882     3.312    draw_mod/R_pix_r_reg[3]_2[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I2_O)        0.306     3.618 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.618    draw_mod/i___30_carry_i_6_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.168 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.168    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.390 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.729     5.119    display/curr_y_reg[8]_2[0]
    SLICE_X0Y142         LUT4 (Prop_lut4_I1_O)        0.299     5.418 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.418    draw_mod/curr_y_reg[7][3]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.819 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.819    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.090 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=1, routed)           0.418     6.508    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X2Y143         LUT3 (Prop_lut3_I2_O)        0.373     6.881 r  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=1, routed)           0.323     7.205    display/curr_y_reg[9]_1
    SLICE_X4Y142         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.329    display/R_pix_r[3]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.586     7.958    display/clk_out1
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.208     8.309    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)        0.029     8.338    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.787    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.787    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT5 (Prop_lut5_I3_O)        0.042    -0.205 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    display/hcount[9]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.107    -0.461    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.173    -0.255    display/hcount_reg_n_0_[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/hcount[6]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.477    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[8]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.091    -0.477    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.218    display/hcount_reg_n_0_[7]
    SLICE_X6Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.173 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[7]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.120    -0.449    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.217    display/hcount_reg_n_0_[0]
    SLICE_X2Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/hcount[0]
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.869    -0.804    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.120    -0.448    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.688%)  route 0.209ns (53.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT4 (Prop_lut4_I0_O)        0.042    -0.177 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/hcount[3]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.107    -0.462    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.431%)  route 0.198ns (51.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.198    -0.230    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/hcount[5]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.477    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.093%)  route 0.209ns (52.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.174 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[2]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.478    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.859%)  route 0.219ns (57.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.219    -0.186    display/hcount_reg_n_0_[0]
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.806    display/clk_out1
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.059    -0.495    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.210ns (47.374%)  route 0.233ns (52.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.233    -0.172    display/hcount_reg_n_0_[7]
    SLICE_X4Y139         LUT3 (Prop_lut3_I1_O)        0.046    -0.126 r  display/curr_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    display/curr_x[9]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.107    -0.446    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y142     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y137     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y139     display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y139     display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X2Y138     display/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y139     display/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y139     display/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y137     display/curr_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y142     display/curr_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y141     display/vcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y141     display/vcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y141     display/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y140     display/curr_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y142     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y140     display/curr_y_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y140     display/curr_y_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 4.343ns (53.219%)  route 3.818ns (46.781%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    display/clk_out1
    SLICE_X0Y141         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.997     0.620    display/R_pix_r_reg[3]_7[3]
    SLICE_X1Y142         LUT3 (Prop_lut3_I0_O)        0.152     0.772 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.469     1.241    display/R_pix_r_reg[3]_15[1]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.326     1.567 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.567    draw_mod/curr_y_reg[3][1]
    SLICE_X1Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.117 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  draw_mod/cells1_inferred__0/i___0_carry__1/O[3]
                         net (fo=12, routed)          0.882     3.312    draw_mod/R_pix_r_reg[3]_2[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I2_O)        0.306     3.618 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.618    draw_mod/i___30_carry_i_6_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.168 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.168    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.390 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.729     5.119    display/curr_y_reg[8]_2[0]
    SLICE_X0Y142         LUT4 (Prop_lut4_I1_O)        0.299     5.418 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.418    draw_mod/curr_y_reg[7][3]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.819 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.819    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.090 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=1, routed)           0.418     6.508    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X2Y143         LUT3 (Prop_lut3_I2_O)        0.373     6.881 r  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=1, routed)           0.323     7.205    display/curr_y_reg[9]_1
    SLICE_X4Y142         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.329    display/R_pix_r[3]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.586     7.958    display/clk_out1
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.206     8.311    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)        0.029     8.340    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.206     8.312    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.883    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.206     8.312    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.883    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.206     8.312    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.883    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.883    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.206     8.313    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.789    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.206     8.313    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.789    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.206     8.313    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.884    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.206     8.313    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.884    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.206     8.313    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.884    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.206     8.313    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.884    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT5 (Prop_lut5_I3_O)        0.042    -0.205 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    display/hcount[9]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.107    -0.461    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.173    -0.255    display/hcount_reg_n_0_[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/hcount[6]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.477    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[8]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.091    -0.477    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.218    display/hcount_reg_n_0_[7]
    SLICE_X6Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.173 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[7]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.120    -0.449    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.217    display/hcount_reg_n_0_[0]
    SLICE_X2Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/hcount[0]
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.869    -0.804    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.120    -0.448    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.688%)  route 0.209ns (53.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT4 (Prop_lut4_I0_O)        0.042    -0.177 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/hcount[3]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.107    -0.462    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.431%)  route 0.198ns (51.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.198    -0.230    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/hcount[5]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.477    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.093%)  route 0.209ns (52.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.174 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[2]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.478    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.859%)  route 0.219ns (57.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.219    -0.186    display/hcount_reg_n_0_[0]
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.806    display/clk_out1
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.059    -0.495    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.210ns (47.374%)  route 0.233ns (52.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.233    -0.172    display/hcount_reg_n_0_[7]
    SLICE_X4Y139         LUT3 (Prop_lut3_I1_O)        0.046    -0.126 r  display/curr_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    display/curr_x[9]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.107    -0.446    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y142     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y137     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y139     display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X4Y139     display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X2Y138     display/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y139     display/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y139     display/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X3Y137     display/curr_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y142     display/curr_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y141     display/vcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y141     display/vcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y141     display/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X3Y140     display/curr_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y142     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X0Y141     display/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X2Y142     display/curr_y_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y140     display/curr_y_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X1Y140     display/curr_y_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 4.343ns (53.219%)  route 3.818ns (46.781%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    display/clk_out1
    SLICE_X0Y141         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.997     0.620    display/R_pix_r_reg[3]_7[3]
    SLICE_X1Y142         LUT3 (Prop_lut3_I0_O)        0.152     0.772 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.469     1.241    display/R_pix_r_reg[3]_15[1]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.326     1.567 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.567    draw_mod/curr_y_reg[3][1]
    SLICE_X1Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.117 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  draw_mod/cells1_inferred__0/i___0_carry__1/O[3]
                         net (fo=12, routed)          0.882     3.312    draw_mod/R_pix_r_reg[3]_2[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I2_O)        0.306     3.618 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.618    draw_mod/i___30_carry_i_6_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.168 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.168    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.390 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.729     5.119    display/curr_y_reg[8]_2[0]
    SLICE_X0Y142         LUT4 (Prop_lut4_I1_O)        0.299     5.418 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.418    draw_mod/curr_y_reg[7][3]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.819 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.819    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.090 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=1, routed)           0.418     6.508    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X2Y143         LUT3 (Prop_lut3_I2_O)        0.373     6.881 r  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=1, routed)           0.323     7.205    display/curr_y_reg[9]_1
    SLICE_X4Y142         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.329    display/R_pix_r[3]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.586     7.958    display/clk_out1
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.208     8.309    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)        0.029     8.338    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.787    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.787    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT5 (Prop_lut5_I3_O)        0.042    -0.205 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    display/hcount[9]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.107    -0.253    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.173    -0.255    display/hcount_reg_n_0_[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/hcount[6]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.269    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[8]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.091    -0.269    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.218    display/hcount_reg_n_0_[7]
    SLICE_X6Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.173 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[7]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.120    -0.241    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.217    display/hcount_reg_n_0_[0]
    SLICE_X2Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/hcount[0]
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.869    -0.804    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.120    -0.240    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.688%)  route 0.209ns (53.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT4 (Prop_lut4_I0_O)        0.042    -0.177 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/hcount[3]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.107    -0.254    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.431%)  route 0.198ns (51.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.198    -0.230    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/hcount[5]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.269    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.093%)  route 0.209ns (52.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.174 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[2]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.270    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.859%)  route 0.219ns (57.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.219    -0.186    display/hcount_reg_n_0_[0]
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.806    display/clk_out1
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.208    -0.346    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.059    -0.287    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.210ns (47.374%)  route 0.233ns (52.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.233    -0.172    display/hcount_reg_n_0_[7]
    SLICE_X4Y139         LUT3 (Prop_lut3_I1_O)        0.046    -0.126 r  display/curr_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    display/curr_x[9]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.107    -0.238    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 4.343ns (53.219%)  route 3.818ns (46.781%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.708    -0.832    display/clk_out1
    SLICE_X0Y141         FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  display/curr_y_reg[4]/Q
                         net (fo=11, routed)          0.997     0.620    display/R_pix_r_reg[3]_7[3]
    SLICE_X1Y142         LUT3 (Prop_lut3_I0_O)        0.152     0.772 r  display/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.469     1.241    display/R_pix_r_reg[3]_15[1]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.326     1.567 r  display/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.567    draw_mod/curr_y_reg[3][1]
    SLICE_X1Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.117 r  draw_mod/cells1_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    draw_mod/cells1_inferred__0/i___0_carry__0_n_0
    SLICE_X1Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.430 r  draw_mod/cells1_inferred__0/i___0_carry__1/O[3]
                         net (fo=12, routed)          0.882     3.312    draw_mod/R_pix_r_reg[3]_2[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I2_O)        0.306     3.618 r  draw_mod/i___30_carry_i_6/O
                         net (fo=1, routed)           0.000     3.618    draw_mod/i___30_carry_i_6_n_0
    SLICE_X0Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.168 r  draw_mod/cells1_inferred__0/i___30_carry/CO[3]
                         net (fo=1, routed)           0.000     4.168    draw_mod/cells1_inferred__0/i___30_carry_n_0
    SLICE_X0Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.390 r  draw_mod/cells1_inferred__0/i___30_carry__0/O[0]
                         net (fo=3, routed)           0.729     5.119    display/curr_y_reg[8]_2[0]
    SLICE_X0Y142         LUT4 (Prop_lut4_I1_O)        0.299     5.418 r  display/i___49_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.418    draw_mod/curr_y_reg[7][3]
    SLICE_X0Y142         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.819 r  draw_mod/cells1_inferred__0/i___49_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.819    draw_mod/cells1_inferred__0/i___49_carry__0_n_0
    SLICE_X0Y143         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.090 r  draw_mod/cells1_inferred__0/i___49_carry__1/CO[0]
                         net (fo=1, routed)           0.418     6.508    draw_mod/cells1_inferred__0/i___49_carry__1_n_3
    SLICE_X2Y143         LUT3 (Prop_lut3_I2_O)        0.373     6.881 r  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=1, routed)           0.323     7.205    display/curr_y_reg[9]_1
    SLICE_X4Y142         LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.329    display/R_pix_r[3]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.586     7.958    display/clk_out1
    SLICE_X4Y142         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.208     8.309    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)        0.029     8.338    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.828ns (16.198%)  route 4.284ns (83.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.090     4.277    display/vcount[9]_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.587     7.959    display/clk_out1
    SLICE_X0Y140         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X0Y140         FDRE (Setup_fdre_C_R)       -0.429     7.881    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.787    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.828ns (18.117%)  route 3.742ns (81.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.548     3.735    display/vcount[9]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X2Y141         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.524     7.787    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.828ns (18.110%)  route 3.744ns (81.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.960 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.705    -0.835    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           1.424     1.045    display/hcount_reg_n_0_[2]
    SLICE_X4Y139         LUT6 (Prop_lut6_I1_O)        0.124     1.169 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.636     1.805    display/hcount[10]_i_3_n_0
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124     1.929 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           1.134     3.063    display/vcount[9]_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.124     3.187 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.550     3.737    display/vcount[9]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          1.588     7.960    display/clk_out1
    SLICE_X1Y141         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.560     8.519    
                         clock uncertainty           -0.208     8.311    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.429     7.882    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT5 (Prop_lut5_I3_O)        0.042    -0.205 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    display/hcount[9]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.107    -0.253    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 display/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[6]/Q
                         net (fo=5, routed)           0.173    -0.255    display/hcount_reg_n_0_[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    display/hcount[6]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.269    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.180    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[8]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.806    display/clk_out1
    SLICE_X7Y140         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.091    -0.269    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.187    -0.218    display/hcount_reg_n_0_[7]
    SLICE_X6Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.173 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    display/hcount[7]_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.120    -0.241    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.217    display/hcount_reg_n_0_[0]
    SLICE_X2Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/hcount[0]
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.869    -0.804    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.120    -0.240    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.688%)  route 0.209ns (53.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT4 (Prop_lut4_I0_O)        0.042    -0.177 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/hcount[3]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.107    -0.254    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.431%)  route 0.198ns (51.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.198    -0.230    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT6 (Prop_lut6_I0_O)        0.045    -0.185 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/hcount[5]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.092    -0.269    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.093%)  route 0.209ns (52.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.219    display/hcount_reg_n_0_[2]
    SLICE_X4Y138         LUT3 (Prop_lut3_I2_O)        0.045    -0.174 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/hcount[2]_i_1_n_0
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y138         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.208    -0.361    
    SLICE_X4Y138         FDRE (Hold_fdre_C_D)         0.091    -0.270    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.859%)  route 0.219ns (57.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.596    -0.568    display/clk_out1
    SLICE_X2Y139         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.219    -0.186    display/hcount_reg_n_0_[0]
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.867    -0.806    display/clk_out1
    SLICE_X3Y137         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.208    -0.346    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.059    -0.287    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.210ns (47.374%)  route 0.233ns (52.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.595    -0.569    display/clk_out1
    SLICE_X6Y139         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  display/hcount_reg[7]/Q
                         net (fo=12, routed)          0.233    -0.172    display/hcount_reg_n_0_[7]
    SLICE_X4Y139         LUT3 (Prop_lut3_I1_O)        0.046    -0.126 r  display/curr_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    display/curr_x[9]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=43, routed)          0.866    -0.807    display/clk_out1
    SLICE_X4Y139         FDRE                                         r  display/curr_x_reg[9]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.107    -0.238    display/curr_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.112    





