

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'
================================================================
* Date:           Tue May 13 20:25:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.019 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       51|       52|  0.255 us|  0.260 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       51|       51|         3|          1|          1|    50|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     378|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     234|    -|
|Memory           |        0|     -|      16|      13|    -|
|Multiplexer      |        -|     -|       -|     915|    -|
|Register         |        -|     -|     553|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     569|    1540|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+-----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------+------------------+---------+----+---+-----+-----+
    |mul_8s_5s_13_1_1_U29  |mul_8s_5s_13_1_1  |        0|   0|  0|   40|    0|
    |mul_8s_5s_13_1_1_U30  |mul_8s_5s_13_1_1  |        0|   0|  0|   40|    0|
    |mul_8s_5s_13_1_1_U31  |mul_8s_5s_13_1_1  |        0|   0|  0|   40|    0|
    |mux_255_8_1_1_U28     |mux_255_8_1_1     |        0|   0|  0|  114|    0|
    +----------------------+------------------+---------+----+---+-----+-----+
    |Total                 |                  |        0|   0|  0|  234|    0|
    +----------------------+------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_1_U  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi  |        0|   1|   1|    0|    50|    1|     1|           50|
    |w2_V_U      |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j  |        0|  15|  12|    0|   150|    5|     1|          750|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        0|  16|  13|    0|   200|    6|     2|          800|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |acc_V_10_fu_1335_p2        |         +|   0|  0|  15|           8|           8|
    |acc_V_13_fu_1431_p2        |         +|   0|  0|  15|           8|           8|
    |acc_V_8_fu_1239_p2         |         +|   0|  0|  15|           8|           8|
    |empty_52_fu_1050_p2        |         +|   0|  0|  14|           7|           6|
    |empty_53_fu_1061_p2        |         +|   0|  0|  15|           8|           7|
    |in_index_1_fu_1140_p2      |         +|   0|  0|  12|           5|           1|
    |ir_fu_1072_p2              |         +|   0|  0|  13|           6|           1|
    |sub_ln1420_1_fu_1293_p2    |         -|   0|  0|  16|           1|           9|
    |sub_ln1420_2_fu_1389_p2    |         -|   0|  0|  16|           1|           9|
    |sub_ln1420_fu_1197_p2      |         -|   0|  0|  16|           1|           9|
    |ap_condition_290           |       and|   0|  0|   2|           1|           1|
    |ap_condition_300           |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_1078_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln141_fu_1146_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1420_1_fu_1299_p2   |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1420_2_fu_1395_p2   |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1420_fu_1203_p2     |      icmp|   0|  0|  11|           9|           9|
    |acc_V_11_fu_1423_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_12_fu_1415_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_14_fu_1252_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_15_fu_1245_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_16_fu_1348_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_17_fu_1341_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_18_fu_1444_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_19_fu_1437_p3        |    select|   0|  0|   8|           1|           8|
    |acc_V_6_fu_1231_p3         |    select|   0|  0|   8|           1|           8|
    |acc_V_7_fu_1223_p3         |    select|   0|  0|   8|           1|           8|
    |acc_V_9_fu_1319_p3         |    select|   0|  0|   8|           1|           8|
    |acc_V_fu_1327_p3           |    select|   0|  0|   8|           1|           8|
    |in_index_fu_1152_p3        |    select|   0|  0|   5|           1|           1|
    |lhs_1_fu_1278_p3           |    select|   0|  0|   8|           1|           8|
    |lhs_2_fu_1374_p3           |    select|   0|  0|   8|           1|           8|
    |lhs_fu_1182_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln808_1_fu_1216_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln808_2_fu_1305_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln808_3_fu_1312_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln808_4_fu_1401_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln808_5_fu_1408_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln808_fu_1209_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 378|         116|         255|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                        Name                                                        | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |acc_V32_reg_852                                                                                                     |   9|          2|    8|         16|
    |acc_V_130_reg_866                                                                                                   |   9|          2|    8|         16|
    |acc_V_228_reg_880                                                                                                   |   9|          2|    8|         16|
    |acc_V_326_reg_894                                                                                                   |   9|          2|    8|         16|
    |acc_V_424_reg_908                                                                                                   |   9|          2|    8|         16|
    |acc_V_522_reg_922                                                                                                   |   9|          2|    8|         16|
    |ap_done_int                                                                                                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                                    |   9|          2|    1|          2|
    |ap_phi_mux_acc_V32_phi_fu_856_p6                                                                                    |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_130_phi_fu_870_p6                                                                                  |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_228_phi_fu_884_p6                                                                                  |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_326_phi_fu_898_p6                                                                                  |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_424_phi_fu_912_p6                                                                                  |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_522_phi_fu_926_p6                                                                                  |   9|          2|    8|         16|
    |ap_phi_mux_do_init_phi_fu_163_p6                                                                                    |  14|          3|    1|          3|
    |ap_phi_mux_in_index34_phi_fu_542_p6                                                                                 |  14|          3|    5|         15|
    |ap_phi_mux_ir33_phi_fu_178_p6                                                                                       |  14|          3|    6|         18|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_phi_fu_556_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_phi_fu_568_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_phi_fu_580_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_phi_fu_592_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_phi_fu_604_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_phi_fu_616_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_phi_fu_628_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_phi_fu_640_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_phi_fu_652_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_phi_fu_664_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_phi_fu_676_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_phi_fu_688_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_phi_fu_700_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_phi_fu_712_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_phi_fu_724_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_736_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_748_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_760_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_772_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_784_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_796_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_808_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_820_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_832_p4               |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_844_p4               |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_reg_552  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_reg_564  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_reg_576  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_reg_588  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_reg_600  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_reg_612  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_reg_624  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_reg_636  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_reg_648  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_reg_660  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_reg_672  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_reg_684  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_reg_696  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_reg_708  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_reg_720  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_732           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_744           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_756           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_768           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_780           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_792           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_804           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_816           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_828           |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_840           |   9|          2|    8|         16|
    |ap_return_0                                                                                                         |   9|          2|    8|         16|
    |ap_return_1                                                                                                         |   9|          2|    8|         16|
    |ap_return_2                                                                                                         |   9|          2|    8|         16|
    |ap_return_3                                                                                                         |   9|          2|    8|         16|
    |ap_return_4                                                                                                         |   9|          2|    8|         16|
    |ap_return_5                                                                                                         |   9|          2|    8|         16|
    |in_index34_reg_538                                                                                                  |   9|          2|    5|         10|
    |ir33_reg_175                                                                                                        |   9|          2|    6|         12|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_reg_552                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_reg_564                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_reg_576                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_reg_588                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_reg_600                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_reg_612                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_reg_624                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_reg_636                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_reg_648                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_reg_660                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_reg_672                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_reg_684                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_reg_696                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_reg_708                       |   9|          2|    8|         16|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_reg_720                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_732                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_744                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_756                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_768                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_780                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_792                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_804                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_816                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_828                                |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_840                                |   9|          2|    8|         16|
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                               | 915|        203|  769|       1550|
    +--------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                        Name                                                        | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |a_V_reg_1664                                                                                                        |  8|   0|    8|          0|
    |acc_V32_reg_852                                                                                                     |  8|   0|    8|          0|
    |acc_V_130_reg_866                                                                                                   |  8|   0|    8|          0|
    |acc_V_228_reg_880                                                                                                   |  8|   0|    8|          0|
    |acc_V_326_reg_894                                                                                                   |  8|   0|    8|          0|
    |acc_V_424_reg_908                                                                                                   |  8|   0|    8|          0|
    |acc_V_522_reg_922                                                                                                   |  8|   0|    8|          0|
    |ap_CS_fsm                                                                                                           |  1|   0|    1|          0|
    |ap_done_reg                                                                                                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                                                    |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                                    |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                                                                                          |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                                                                                          |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_reg_552  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_reg_564  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_reg_576  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_reg_588  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_reg_600  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_reg_612  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_reg_624  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_reg_636  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_reg_648  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_reg_660  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_reg_672  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_reg_684  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_reg_696  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_reg_708  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_reg_720  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_732           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_744           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_756           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_768           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_780           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_792           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_804           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_816           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_828           |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_840           |  8|   0|    8|          0|
    |ap_return_0_preg                                                                                                    |  8|   0|    8|          0|
    |ap_return_1_preg                                                                                                    |  8|   0|    8|          0|
    |ap_return_2_preg                                                                                                    |  8|   0|    8|          0|
    |ap_return_3_preg                                                                                                    |  8|   0|    8|          0|
    |ap_return_4_preg                                                                                                    |  8|   0|    8|          0|
    |ap_return_5_preg                                                                                                    |  8|   0|    8|          0|
    |do_init_reg_160                                                                                                     |  1|   0|    1|          0|
    |icmp_ln124_reg_1641                                                                                                 |  1|   0|    1|          0|
    |icmp_ln124_reg_1641_pp0_iter1_reg                                                                                   |  1|   0|    1|          0|
    |in_index34_reg_538                                                                                                  |  5|   0|    5|          0|
    |in_index_reg_1684                                                                                                   |  5|   0|    5|          0|
    |ir33_reg_175                                                                                                        |  6|   0|    6|          0|
    |ir_reg_1636                                                                                                         |  6|   0|    6|          0|
    |out_index_reg_1645                                                                                                  |  1|   0|    1|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_reg_552                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_reg_564                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_reg_576                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_reg_588                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_reg_600                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_reg_612                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_reg_624                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_reg_636                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_reg_648                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_reg_660                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_reg_672                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_reg_684                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_reg_696                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_reg_708                       |  8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_reg_720                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_732                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_744                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_756                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_768                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_780                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_792                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_804                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_816                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_828                                |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_840                                |  8|   0|    8|          0|
    |w_V_16_reg_1674                                                                                                     |  5|   0|    5|          0|
    |w_V_17_reg_1679                                                                                                     |  5|   0|    5|          0|
    |w_V_reg_1669                                                                                                        |  5|   0|    5|          0|
    +--------------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                               |553|   0|  553|          0|
    +--------------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                       | Dir | Bits|  Protocol  |                                     Source Object                                     |    C Type    |
+---------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                 |   in|    1|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_rst                                                                                 |   in|    1|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_start                                                                               |   in|    1|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_done                                                                                |  out|    1|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_idle                                                                                |  out|    1|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_ready                                                                               |  out|    1|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_0                                                                            |  out|    8|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_1                                                                            |  out|    8|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_2                                                                            |  out|    8|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_3                                                                            |  out|    8|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_4                                                                            |  out|    8|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_5                                                                            |  out|    8|  ap_ctrl_hs|         dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10           |   in|    8|     ap_none|           void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167|       pointer|
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168  |   in|    8|     ap_none|  p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168|       pointer|
+---------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 5 [1/1] (0.53ns)   --->   "%br_ln124 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 5 'br' 'br_ln124' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body26.split.i.i_ifconv, i1 1, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ir33 = phi i6 0, void %entry, i6 %ir, void %for.body26.split.i.i_ifconv, i6 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 7 'phi' 'ir33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"   --->   Operation 17 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154"   --->   Operation 18 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155"   --->   Operation 19 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156"   --->   Operation 20 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157"   --->   Operation 21 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158"   --->   Operation 22 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159"   --->   Operation 23 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160"   --->   Operation 24 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161"   --->   Operation 25 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162"   --->   Operation 26 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163"   --->   Operation 27 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164"   --->   Operation 28 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165"   --->   Operation 29 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166"   --->   Operation 30 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167"   --->   Operation 31 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786 = load i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168"   --->   Operation 32 'load' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.53ns)   --->   "%br_ln124 = br void %for.body26.split.i.i_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 33 'br' 'br_ln124' <Predicate = (do_init)> <Delay = 0.53>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i6 %ir33" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 34 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i6 %ir33" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 35 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i6 %ir33" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 36 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%outidx_1_addr = getelementptr i1 %outidx_1, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:127->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 37 'getelementptr' 'outidx_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.69ns)   --->   "%out_index = load i6 %outidx_1_addr"   --->   Operation 38 'load' 'out_index' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr i5 %w2_V, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 39 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%w_V = load i8 %w2_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 40 'load' 'w_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 150> <ROM>
ST_1 : Operation 41 [1/1] (1.20ns)   --->   "%empty_52 = add i7 %zext_ln124_2, i7 50" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 41 'add' 'empty_52' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast_i = zext i7 %empty_52" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 42 'zext' 'p_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w2_V_addr_1 = getelementptr i5 %w2_V, i64 0, i64 %p_cast_i" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 43 'getelementptr' 'w2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%w_V_16 = load i8 %w2_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 44 'load' 'w_V_16' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 150> <ROM>
ST_1 : Operation 45 [1/1] (1.28ns)   --->   "%empty_53 = add i8 %zext_ln124_1, i8 100" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 45 'add' 'empty_53' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast3_i = zext i8 %empty_53" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 46 'zext' 'p_cast3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%w2_V_addr_2 = getelementptr i5 %w2_V, i64 0, i64 %p_cast3_i" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 47 'getelementptr' 'w2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%w_V_17 = load i8 %w2_V_addr_2" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 48 'load' 'w_V_17' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 150> <ROM>
ST_1 : Operation 49 [1/1] (1.11ns)   --->   "%ir = add i6 %ir33, i6 1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 49 'add' 'ir' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%icmp_ln124 = icmp_eq  i6 %ir33, i6 49" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 50 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %rewind_header, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 51 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 53 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 54 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 55 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 56 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 57 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 58 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 59 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 60 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 61 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 62 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 63 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 64 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 65 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 66 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801 = phi i8 0, void %entry, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 67 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 68 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 69 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 70 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 71 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 72 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 73 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 74 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 75 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 76 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 77 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%in_index34 = phi i5 0, void %entry, i5 %in_index, void %for.body26.split.i.i_ifconv, i5 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 78 'phi' 'in_index34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.53ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body26.split.i.i_ifconv, void %rewind_init"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787, void %rewind_header"   --->   Operation 80 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788, void %rewind_header"   --->   Operation 81 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789, void %rewind_header"   --->   Operation 82 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790, void %rewind_header"   --->   Operation 83 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791, void %rewind_header"   --->   Operation 84 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792, void %rewind_header"   --->   Operation 85 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793, void %rewind_header"   --->   Operation 86 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794, void %rewind_header"   --->   Operation 87 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795, void %rewind_header"   --->   Operation 88 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796, void %rewind_header"   --->   Operation 89 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797, void %rewind_header"   --->   Operation 90 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798, void %rewind_header"   --->   Operation 91 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799, void %rewind_header"   --->   Operation 92 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800, void %rewind_header"   --->   Operation 93 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771 = phi i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772, void %rewind_init, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801, void %rewind_header"   --->   Operation 94 'phi' 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, void %rewind_header"   --->   Operation 95 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, void %rewind_header"   --->   Operation 96 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, void %rewind_header"   --->   Operation 97 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, void %rewind_header"   --->   Operation 98 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, void %rewind_header"   --->   Operation 99 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, void %rewind_header"   --->   Operation 100 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, void %rewind_header"   --->   Operation 101 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, void %rewind_header"   --->   Operation 102 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, void %rewind_header"   --->   Operation 103 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91, void %rewind_header"   --->   Operation 104 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (0.69ns)   --->   "%out_index = load i6 %outidx_1_addr"   --->   Operation 105 'load' 'out_index' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_2 : Operation 106 [1/1] (0.94ns)   --->   "%a_V = mux i8 @_ssdm_op_Mux.ap_auto.25i8.i5, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758, i8 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757, i5 %in_index34" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 106 'mux' 'a_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/2] (0.69ns)   --->   "%w_V = load i8 %w2_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 107 'load' 'w_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 150> <ROM>
ST_2 : Operation 108 [1/2] (0.69ns)   --->   "%w_V_16 = load i8 %w2_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 108 'load' 'w_V_16' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 150> <ROM>
ST_2 : Operation 109 [1/2] (0.69ns)   --->   "%w_V_17 = load i8 %w2_V_addr_2" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 109 'load' 'w_V_17' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 150> <ROM>
ST_2 : Operation 110 [1/1] (1.03ns)   --->   "%in_index_1 = add i5 %in_index34, i5 1" [firmware/nnet_utils/nnet_dense_resource.h:140->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 110 'add' 'in_index_1' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.87ns)   --->   "%icmp_ln141 = icmp_ugt  i5 %in_index_1, i5 24" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 111 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.29ns)   --->   "%in_index = select i1 %icmp_ln141, i5 0, i5 %in_index_1" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 112 'select' 'in_index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%acc_V32 = phi i8 0, void %entry, i8 %acc_V_14, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 113 'phi' 'acc_V32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%acc_V_130 = phi i8 252, void %entry, i8 %acc_V_15, void %for.body26.split.i.i_ifconv, i8 252, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 114 'phi' 'acc_V_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%acc_V_228 = phi i8 252, void %entry, i8 %acc_V_16, void %for.body26.split.i.i_ifconv, i8 252, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 115 'phi' 'acc_V_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%acc_V_326 = phi i8 0, void %entry, i8 %acc_V_17, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 116 'phi' 'acc_V_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%acc_V_424 = phi i8 0, void %entry, i8 %acc_V_18, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 117 'phi' 'acc_V_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%acc_V_522 = phi i8 0, void %entry, i8 %acc_V_19, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 118 'phi' 'acc_V_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 119 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_resource.h:125->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 120 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 121 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i8 %a_V"   --->   Operation 122 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i5 %w_V"   --->   Operation 123 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.44ns)   --->   "%r_V = mul i13 %sext_ln1273, i13 %sext_ln1273_17"   --->   Operation 124 'mul' 'r_V' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%rhs = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V, i32 5, i32 12"   --->   Operation 125 'partselect' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.29ns)   --->   "%lhs = select i1 %out_index, i8 %acc_V_130, i8 %acc_V32"   --->   Operation 126 'select' 'lhs' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %lhs"   --->   Operation 127 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i8 %rhs"   --->   Operation 128 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.28ns)   --->   "%sub_ln1420 = sub i9 0, i9 %sext_ln813"   --->   Operation 129 'sub' 'sub_ln1420' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.82ns)   --->   "%icmp_ln1420 = icmp_eq  i9 %sext_ln813_1, i9 %sub_ln1420"   --->   Operation 130 'icmp' 'icmp_ln1420' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node acc_V_15)   --->   "%select_ln808 = select i1 %out_index, i8 0, i8 %acc_V_130"   --->   Operation 131 'select' 'select_ln808' <Predicate = (!out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node acc_V_14)   --->   "%select_ln808_1 = select i1 %out_index, i8 %acc_V32, i8 0"   --->   Operation 132 'select' 'select_ln808_1' <Predicate = (out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node acc_V_15)   --->   "%acc_V_7 = select i1 %icmp_ln1420, i8 %select_ln808, i8 %acc_V_130"   --->   Operation 133 'select' 'acc_V_7' <Predicate = (!out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node acc_V_14)   --->   "%acc_V_6 = select i1 %icmp_ln1420, i8 %select_ln808_1, i8 %acc_V32"   --->   Operation 134 'select' 'acc_V_6' <Predicate = (out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (1.28ns)   --->   "%acc_V_8 = add i8 %rhs, i8 %lhs"   --->   Operation 135 'add' 'acc_V_8' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_V_15 = select i1 %out_index, i8 %acc_V_8, i8 %acc_V_7"   --->   Operation 136 'select' 'acc_V_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_V_14 = select i1 %out_index, i8 %acc_V_6, i8 %acc_V_8"   --->   Operation 137 'select' 'acc_V_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i5 %w_V_16"   --->   Operation 138 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.44ns)   --->   "%r_V_16 = mul i13 %sext_ln1273, i13 %sext_ln1273_18"   --->   Operation 139 'mul' 'r_V_16' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_16, i32 5, i32 12"   --->   Operation 140 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.29ns)   --->   "%lhs_1 = select i1 %out_index, i8 %acc_V_326, i8 %acc_V_228"   --->   Operation 141 'select' 'lhs_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i8 %lhs_1"   --->   Operation 142 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i8 %rhs_1"   --->   Operation 143 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.28ns)   --->   "%sub_ln1420_1 = sub i9 0, i9 %sext_ln813_2"   --->   Operation 144 'sub' 'sub_ln1420_1' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.82ns)   --->   "%icmp_ln1420_1 = icmp_eq  i9 %sext_ln813_3, i9 %sub_ln1420_1"   --->   Operation 145 'icmp' 'icmp_ln1420_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node acc_V_17)   --->   "%select_ln808_2 = select i1 %out_index, i8 0, i8 %acc_V_326"   --->   Operation 146 'select' 'select_ln808_2' <Predicate = (!out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node acc_V_16)   --->   "%select_ln808_3 = select i1 %out_index, i8 %acc_V_228, i8 0"   --->   Operation 147 'select' 'select_ln808_3' <Predicate = (out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node acc_V_17)   --->   "%acc_V_9 = select i1 %icmp_ln1420_1, i8 %select_ln808_2, i8 %acc_V_326"   --->   Operation 148 'select' 'acc_V_9' <Predicate = (!out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node acc_V_16)   --->   "%acc_V = select i1 %icmp_ln1420_1, i8 %select_ln808_3, i8 %acc_V_228"   --->   Operation 149 'select' 'acc_V' <Predicate = (out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (1.28ns)   --->   "%acc_V_10 = add i8 %rhs_1, i8 %lhs_1"   --->   Operation 150 'add' 'acc_V_10' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_V_17 = select i1 %out_index, i8 %acc_V_10, i8 %acc_V_9"   --->   Operation 151 'select' 'acc_V_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_V_16 = select i1 %out_index, i8 %acc_V, i8 %acc_V_10"   --->   Operation 152 'select' 'acc_V_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i5 %w_V_17"   --->   Operation 153 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (2.44ns)   --->   "%r_V_17 = mul i13 %sext_ln1273, i13 %sext_ln1273_19"   --->   Operation 154 'mul' 'r_V_17' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_17, i32 5, i32 12"   --->   Operation 155 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.29ns)   --->   "%lhs_2 = select i1 %out_index, i8 %acc_V_522, i8 %acc_V_424"   --->   Operation 156 'select' 'lhs_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i8 %lhs_2"   --->   Operation 157 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i8 %rhs_2"   --->   Operation 158 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.28ns)   --->   "%sub_ln1420_2 = sub i9 0, i9 %sext_ln813_4"   --->   Operation 159 'sub' 'sub_ln1420_2' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.82ns)   --->   "%icmp_ln1420_2 = icmp_eq  i9 %sext_ln813_5, i9 %sub_ln1420_2"   --->   Operation 160 'icmp' 'icmp_ln1420_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node acc_V_19)   --->   "%select_ln808_4 = select i1 %out_index, i8 0, i8 %acc_V_522"   --->   Operation 161 'select' 'select_ln808_4' <Predicate = (!out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node acc_V_18)   --->   "%select_ln808_5 = select i1 %out_index, i8 %acc_V_424, i8 0"   --->   Operation 162 'select' 'select_ln808_5' <Predicate = (out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node acc_V_19)   --->   "%acc_V_12 = select i1 %icmp_ln1420_2, i8 %select_ln808_4, i8 %acc_V_522"   --->   Operation 163 'select' 'acc_V_12' <Predicate = (!out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node acc_V_18)   --->   "%acc_V_11 = select i1 %icmp_ln1420_2, i8 %select_ln808_5, i8 %acc_V_424"   --->   Operation 164 'select' 'acc_V_11' <Predicate = (out_index)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.28ns)   --->   "%acc_V_13 = add i8 %rhs_2, i8 %lhs_2"   --->   Operation 165 'add' 'acc_V_13' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_V_19 = select i1 %out_index, i8 %acc_V_13, i8 %acc_V_12"   --->   Operation 166 'select' 'acc_V_19' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.29ns) (out node of the LUT)   --->   "%acc_V_18 = select i1 %out_index, i8 %acc_V_11, i8 %acc_V_13"   --->   Operation 167 'select' 'acc_V_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i48 <undef>, i8 %acc_V_14" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 168 'insertvalue' 'mrv_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i48 %mrv_i, i8 %acc_V_15" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 169 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i48 %mrv_1_i, i8 %acc_V_16" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 170 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i48 %mrv_2_i, i8 %acc_V_17" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 171 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i48 %mrv_3_i, i8 %acc_V_18" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 172 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i48 %mrv_4_i, i8 %acc_V_19" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 173 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%return_ln246 = return void @_ssdm_op_Return, i48 %mrv_5_i" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 174 'return' 'return_ln246' <Predicate = (icmp_ln124)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln124                                                                              (br               ) [ 0111]
do_init                                                                               (phi              ) [ 0111]
ir33                                                                                  (phi              ) [ 0100]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80          (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81          (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785 (load             ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786 (load             ) [ 0110]
br_ln124                                                                              (br               ) [ 0110]
zext_ln124                                                                            (zext             ) [ 0000]
zext_ln124_1                                                                          (zext             ) [ 0000]
zext_ln124_2                                                                          (zext             ) [ 0000]
outidx_1_addr                                                                         (getelementptr    ) [ 0110]
w2_V_addr                                                                             (getelementptr    ) [ 0110]
empty_52                                                                              (add              ) [ 0000]
p_cast_i                                                                              (zext             ) [ 0000]
w2_V_addr_1                                                                           (getelementptr    ) [ 0110]
empty_53                                                                              (add              ) [ 0000]
p_cast3_i                                                                             (zext             ) [ 0000]
w2_V_addr_2                                                                           (getelementptr    ) [ 0110]
ir                                                                                    (add              ) [ 0100]
icmp_ln124                                                                            (icmp             ) [ 0111]
br_ln124                                                                              (br               ) [ 0111]
br_ln0                                                                                (br               ) [ 0111]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91          (phi              ) [ 0110]
in_index34                                                                            (phi              ) [ 0110]
br_ln0                                                                                (br               ) [ 0000]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770 (phi              ) [ 0110]
p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70          (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71          (phi              ) [ 0110]
out_index                                                                             (load             ) [ 0101]
a_V                                                                                   (mux              ) [ 0101]
w_V                                                                                   (load             ) [ 0101]
w_V_16                                                                                (load             ) [ 0101]
w_V_17                                                                                (load             ) [ 0101]
in_index_1                                                                            (add              ) [ 0000]
icmp_ln141                                                                            (icmp             ) [ 0000]
in_index                                                                              (select           ) [ 0110]
acc_V32                                                                               (phi              ) [ 0111]
acc_V_130                                                                             (phi              ) [ 0111]
acc_V_228                                                                             (phi              ) [ 0111]
acc_V_326                                                                             (phi              ) [ 0111]
acc_V_424                                                                             (phi              ) [ 0111]
acc_V_522                                                                             (phi              ) [ 0111]
empty                                                                                 (speclooptripcount) [ 0000]
specpipeline_ln125                                                                    (specpipeline     ) [ 0000]
specloopname_ln100                                                                    (specloopname     ) [ 0000]
sext_ln1273                                                                           (sext             ) [ 0000]
sext_ln1273_17                                                                        (sext             ) [ 0000]
r_V                                                                                   (mul              ) [ 0000]
rhs                                                                                   (partselect       ) [ 0000]
lhs                                                                                   (select           ) [ 0000]
sext_ln813                                                                            (sext             ) [ 0000]
sext_ln813_1                                                                          (sext             ) [ 0000]
sub_ln1420                                                                            (sub              ) [ 0000]
icmp_ln1420                                                                           (icmp             ) [ 0000]
select_ln808                                                                          (select           ) [ 0000]
select_ln808_1                                                                        (select           ) [ 0000]
acc_V_7                                                                               (select           ) [ 0000]
acc_V_6                                                                               (select           ) [ 0000]
acc_V_8                                                                               (add              ) [ 0000]
acc_V_15                                                                              (select           ) [ 0101]
acc_V_14                                                                              (select           ) [ 0101]
sext_ln1273_18                                                                        (sext             ) [ 0000]
r_V_16                                                                                (mul              ) [ 0000]
rhs_1                                                                                 (partselect       ) [ 0000]
lhs_1                                                                                 (select           ) [ 0000]
sext_ln813_2                                                                          (sext             ) [ 0000]
sext_ln813_3                                                                          (sext             ) [ 0000]
sub_ln1420_1                                                                          (sub              ) [ 0000]
icmp_ln1420_1                                                                         (icmp             ) [ 0000]
select_ln808_2                                                                        (select           ) [ 0000]
select_ln808_3                                                                        (select           ) [ 0000]
acc_V_9                                                                               (select           ) [ 0000]
acc_V                                                                                 (select           ) [ 0000]
acc_V_10                                                                              (add              ) [ 0000]
acc_V_17                                                                              (select           ) [ 0101]
acc_V_16                                                                              (select           ) [ 0101]
sext_ln1273_19                                                                        (sext             ) [ 0000]
r_V_17                                                                                (mul              ) [ 0000]
rhs_2                                                                                 (partselect       ) [ 0000]
lhs_2                                                                                 (select           ) [ 0000]
sext_ln813_4                                                                          (sext             ) [ 0000]
sext_ln813_5                                                                          (sext             ) [ 0000]
sub_ln1420_2                                                                          (sub              ) [ 0000]
icmp_ln1420_2                                                                         (icmp             ) [ 0000]
select_ln808_4                                                                        (select           ) [ 0000]
select_ln808_5                                                                        (select           ) [ 0000]
acc_V_12                                                                              (select           ) [ 0000]
acc_V_11                                                                              (select           ) [ 0000]
acc_V_13                                                                              (add              ) [ 0000]
acc_V_19                                                                              (select           ) [ 0101]
acc_V_18                                                                              (select           ) [ 0101]
mrv_i                                                                                 (insertvalue      ) [ 0000]
mrv_1_i                                                                               (insertvalue      ) [ 0000]
mrv_2_i                                                                               (insertvalue      ) [ 0000]
mrv_3_i                                                                               (insertvalue      ) [ 0000]
mrv_4_i                                                                               (insertvalue      ) [ 0000]
mrv_5_i                                                                               (insertvalue      ) [ 0000]
return_ln246                                                                          (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.25i8.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="outidx_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_1_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="w2_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="5" slack="0"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="9" bw="5" slack="2147483647"/>
<pin id="141" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="5" slack="1"/>
<pin id="138" dir="1" index="7" bw="5" slack="1"/>
<pin id="142" dir="1" index="11" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_V/1 w_V_16/1 w_V_17/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w2_V_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="w2_V_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr_2/1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="do_init_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="do_init_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="1" slack="0"/>
<pin id="169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="ir33_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="ir33 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="ir33_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir33/1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="1" slack="1"/>
<pin id="198" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="1"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="1"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="1" slack="1"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="1" slack="1"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="1" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="1" slack="1"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="4" bw="1" slack="1"/>
<pin id="296" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="1" slack="1"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="1" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="1" slack="1"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="4" bw="1" slack="1"/>
<pin id="352" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798/2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="4" bw="1" slack="1"/>
<pin id="366" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799/2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="1" slack="1"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800/2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="4" bw="1" slack="1"/>
<pin id="394" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801/2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="1" slack="1"/>
<pin id="408" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82/2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="4" bw="1" slack="1"/>
<pin id="422" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83/2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="4" bw="1" slack="1"/>
<pin id="436" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84/2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="1"/>
<pin id="442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="4" bw="1" slack="1"/>
<pin id="450" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85/2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="4" bw="1" slack="1"/>
<pin id="464" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86/2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="8" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="4" bw="1" slack="1"/>
<pin id="478" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87/2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="8" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="4" bw="1" slack="1"/>
<pin id="492" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88/2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="4" bw="1" slack="1"/>
<pin id="506" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89/2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="4" bw="1" slack="1"/>
<pin id="520" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90/2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="8" slack="0"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="0" index="4" bw="1" slack="1"/>
<pin id="534" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91/2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="in_index34_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="1"/>
<pin id="540" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_index34 (phireg) "/>
</bind>
</comp>

<comp id="542" class="1004" name="in_index34_phi_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="4" bw="1" slack="1"/>
<pin id="548" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index34/2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757/2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758 (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="8" slack="0"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758/2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759 (phireg) "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="1"/>
<pin id="582" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759/2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="8" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760/2 "/>
</bind>
</comp>

<comp id="600" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761 (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="8" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761/2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762/2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="1"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="8" slack="0"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763/2 "/>
</bind>
</comp>

<comp id="636" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764 (phireg) "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_phi_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="8" slack="0"/>
<pin id="644" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764/2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765 (phireg) "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_phi_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="657" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765/2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766 (phireg) "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_phi_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766/2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767 (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="1"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767/2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768 (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="8" slack="0"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768/2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769 (phireg) "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_phi_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="705" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769/2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770 (phireg) "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_phi_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="715" dir="0" index="2" bw="8" slack="0"/>
<pin id="716" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770/2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771 (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771/2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="8" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62/2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63 (phireg) "/>
</bind>
</comp>

<comp id="748" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="1"/>
<pin id="750" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63/2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64 (phireg) "/>
</bind>
</comp>

<comp id="760" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="1"/>
<pin id="762" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="8" slack="0"/>
<pin id="764" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64/2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65 (phireg) "/>
</bind>
</comp>

<comp id="772" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="2" bw="8" slack="0"/>
<pin id="776" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65/2 "/>
</bind>
</comp>

<comp id="780" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66 (phireg) "/>
</bind>
</comp>

<comp id="784" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="8" slack="0"/>
<pin id="788" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66/2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 (phireg) "/>
</bind>
</comp>

<comp id="796" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="801" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67/2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 (phireg) "/>
</bind>
</comp>

<comp id="808" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="811" dir="0" index="2" bw="8" slack="0"/>
<pin id="812" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="813" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68/2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 (phireg) "/>
</bind>
</comp>

<comp id="820" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="823" dir="0" index="2" bw="8" slack="0"/>
<pin id="824" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="825" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69/2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 (phireg) "/>
</bind>
</comp>

<comp id="832" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="1"/>
<pin id="834" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="837" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70/2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 (phireg) "/>
</bind>
</comp>

<comp id="844" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="847" dir="0" index="2" bw="8" slack="0"/>
<pin id="848" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="849" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71/2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="acc_V32_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="2"/>
<pin id="854" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V32 (phireg) "/>
</bind>
</comp>

<comp id="856" class="1004" name="acc_V32_phi_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="2"/>
<pin id="858" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="861" dir="0" index="4" bw="1" slack="2"/>
<pin id="862" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="863" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V32/3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="acc_V_130_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="2"/>
<pin id="868" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_130 (phireg) "/>
</bind>
</comp>

<comp id="870" class="1004" name="acc_V_130_phi_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="2"/>
<pin id="872" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="873" dir="0" index="2" bw="8" slack="0"/>
<pin id="874" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="875" dir="0" index="4" bw="3" slack="2"/>
<pin id="876" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="877" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_130/3 "/>
</bind>
</comp>

<comp id="880" class="1005" name="acc_V_228_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="2"/>
<pin id="882" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_228 (phireg) "/>
</bind>
</comp>

<comp id="884" class="1004" name="acc_V_228_phi_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="2"/>
<pin id="886" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="887" dir="0" index="2" bw="8" slack="0"/>
<pin id="888" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="889" dir="0" index="4" bw="3" slack="2"/>
<pin id="890" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="891" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_228/3 "/>
</bind>
</comp>

<comp id="894" class="1005" name="acc_V_326_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="2"/>
<pin id="896" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_326 (phireg) "/>
</bind>
</comp>

<comp id="898" class="1004" name="acc_V_326_phi_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="2"/>
<pin id="900" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="901" dir="0" index="2" bw="8" slack="0"/>
<pin id="902" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="903" dir="0" index="4" bw="1" slack="2"/>
<pin id="904" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="905" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_326/3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="acc_V_424_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="2"/>
<pin id="910" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_424 (phireg) "/>
</bind>
</comp>

<comp id="912" class="1004" name="acc_V_424_phi_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="2"/>
<pin id="914" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="915" dir="0" index="2" bw="8" slack="0"/>
<pin id="916" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="917" dir="0" index="4" bw="1" slack="2"/>
<pin id="918" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="919" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_424/3 "/>
</bind>
</comp>

<comp id="922" class="1005" name="acc_V_522_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="2"/>
<pin id="924" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_522 (phireg) "/>
</bind>
</comp>

<comp id="926" class="1004" name="acc_V_522_phi_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="2"/>
<pin id="928" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="929" dir="0" index="2" bw="8" slack="0"/>
<pin id="930" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="931" dir="0" index="4" bw="1" slack="2"/>
<pin id="932" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="933" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_522/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72/1 "/>
</bind>
</comp>

<comp id="940" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_load_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="0"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74/1 "/>
</bind>
</comp>

<comp id="948" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75/1 "/>
</bind>
</comp>

<comp id="952" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77_load_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77/1 "/>
</bind>
</comp>

<comp id="960" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78/1 "/>
</bind>
</comp>

<comp id="964" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_load_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="0"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81/1 "/>
</bind>
</comp>

<comp id="976" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772/1 "/>
</bind>
</comp>

<comp id="980" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773_load_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773/1 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774_load_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774/1 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776_load_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776/1 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777/1 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778/1 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779_load_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779/1 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780_load_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="0"/>
<pin id="1010" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780/1 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781_load_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781/1 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782_load_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783_load_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783/1 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784_load_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784/1 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785_load_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785/1 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786_load_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786/1 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="zext_ln124_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="6" slack="0"/>
<pin id="1038" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln124_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="6" slack="0"/>
<pin id="1044" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/1 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln124_2_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="0"/>
<pin id="1048" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_2/1 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="empty_52_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="0"/>
<pin id="1052" dir="0" index="1" bw="7" slack="0"/>
<pin id="1053" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_52/1 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="p_cast_i_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="7" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_i/1 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="empty_53_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="0"/>
<pin id="1063" dir="0" index="1" bw="8" slack="0"/>
<pin id="1064" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="p_cast3_i_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3_i/1 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="ir_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/1 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="icmp_ln124_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="6" slack="0"/>
<pin id="1080" dir="0" index="1" bw="6" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="a_V_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="8" slack="0"/>
<pin id="1088" dir="0" index="3" bw="8" slack="0"/>
<pin id="1089" dir="0" index="4" bw="8" slack="0"/>
<pin id="1090" dir="0" index="5" bw="8" slack="0"/>
<pin id="1091" dir="0" index="6" bw="8" slack="0"/>
<pin id="1092" dir="0" index="7" bw="8" slack="0"/>
<pin id="1093" dir="0" index="8" bw="8" slack="0"/>
<pin id="1094" dir="0" index="9" bw="8" slack="0"/>
<pin id="1095" dir="0" index="10" bw="8" slack="0"/>
<pin id="1096" dir="0" index="11" bw="8" slack="0"/>
<pin id="1097" dir="0" index="12" bw="8" slack="0"/>
<pin id="1098" dir="0" index="13" bw="8" slack="0"/>
<pin id="1099" dir="0" index="14" bw="8" slack="0"/>
<pin id="1100" dir="0" index="15" bw="8" slack="0"/>
<pin id="1101" dir="0" index="16" bw="8" slack="0"/>
<pin id="1102" dir="0" index="17" bw="8" slack="0"/>
<pin id="1103" dir="0" index="18" bw="8" slack="0"/>
<pin id="1104" dir="0" index="19" bw="8" slack="0"/>
<pin id="1105" dir="0" index="20" bw="8" slack="0"/>
<pin id="1106" dir="0" index="21" bw="8" slack="0"/>
<pin id="1107" dir="0" index="22" bw="8" slack="0"/>
<pin id="1108" dir="0" index="23" bw="8" slack="0"/>
<pin id="1109" dir="0" index="24" bw="8" slack="0"/>
<pin id="1110" dir="0" index="25" bw="8" slack="0"/>
<pin id="1111" dir="0" index="26" bw="5" slack="0"/>
<pin id="1112" dir="1" index="27" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="in_index_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="5" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_1/2 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="icmp_ln141_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="0"/>
<pin id="1148" dir="0" index="1" bw="5" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/2 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="in_index_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="5" slack="0"/>
<pin id="1155" dir="0" index="2" bw="5" slack="0"/>
<pin id="1156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln1273_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="1"/>
<pin id="1162" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sext_ln1273_17_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="5" slack="1"/>
<pin id="1165" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_17/3 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="r_V_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="0" index="1" bw="5" slack="0"/>
<pin id="1169" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="rhs_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="0"/>
<pin id="1174" dir="0" index="1" bw="13" slack="0"/>
<pin id="1175" dir="0" index="2" bw="4" slack="0"/>
<pin id="1176" dir="0" index="3" bw="5" slack="0"/>
<pin id="1177" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="lhs_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="0" index="1" bw="8" slack="0"/>
<pin id="1185" dir="0" index="2" bw="8" slack="0"/>
<pin id="1186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln813_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="0"/>
<pin id="1191" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/3 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="sext_ln813_1_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/3 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sub_ln1420_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="8" slack="0"/>
<pin id="1200" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1420/3 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="icmp_ln1420_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="9" slack="0"/>
<pin id="1205" dir="0" index="1" bw="9" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420/3 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="select_ln808_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="0" index="1" bw="8" slack="0"/>
<pin id="1212" dir="0" index="2" bw="8" slack="0"/>
<pin id="1213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808/3 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="select_ln808_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="0" index="1" bw="8" slack="0"/>
<pin id="1219" dir="0" index="2" bw="8" slack="0"/>
<pin id="1220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_1/3 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="acc_V_7_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="8" slack="0"/>
<pin id="1226" dir="0" index="2" bw="8" slack="0"/>
<pin id="1227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_7/3 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="acc_V_6_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="0"/>
<pin id="1234" dir="0" index="2" bw="8" slack="0"/>
<pin id="1235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_6/3 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="acc_V_8_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_8/3 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="acc_V_15_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="8" slack="0"/>
<pin id="1249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_15/3 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="acc_V_14_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="8" slack="0"/>
<pin id="1256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_14/3 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="sext_ln1273_18_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="5" slack="1"/>
<pin id="1261" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_18/3 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="r_V_16_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="0" index="1" bw="5" slack="0"/>
<pin id="1265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="rhs_1_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="0"/>
<pin id="1270" dir="0" index="1" bw="13" slack="0"/>
<pin id="1271" dir="0" index="2" bw="4" slack="0"/>
<pin id="1272" dir="0" index="3" bw="5" slack="0"/>
<pin id="1273" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/3 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="lhs_1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="0" index="1" bw="8" slack="0"/>
<pin id="1281" dir="0" index="2" bw="8" slack="0"/>
<pin id="1282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_1/3 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="sext_ln813_2_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="0"/>
<pin id="1287" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_2/3 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sext_ln813_3_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="0"/>
<pin id="1291" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_3/3 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="sub_ln1420_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="8" slack="0"/>
<pin id="1296" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1420_1/3 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="icmp_ln1420_1_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="9" slack="0"/>
<pin id="1301" dir="0" index="1" bw="9" slack="0"/>
<pin id="1302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420_1/3 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="select_ln808_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="0" index="1" bw="8" slack="0"/>
<pin id="1308" dir="0" index="2" bw="8" slack="0"/>
<pin id="1309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_2/3 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="select_ln808_3_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="0" index="1" bw="8" slack="0"/>
<pin id="1315" dir="0" index="2" bw="8" slack="0"/>
<pin id="1316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_3/3 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="acc_V_9_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="8" slack="0"/>
<pin id="1322" dir="0" index="2" bw="8" slack="0"/>
<pin id="1323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_9/3 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="acc_V_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1329" dir="0" index="1" bw="8" slack="0"/>
<pin id="1330" dir="0" index="2" bw="8" slack="0"/>
<pin id="1331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V/3 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="acc_V_10_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="0"/>
<pin id="1337" dir="0" index="1" bw="8" slack="0"/>
<pin id="1338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_10/3 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="acc_V_17_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="0" index="1" bw="8" slack="0"/>
<pin id="1344" dir="0" index="2" bw="8" slack="0"/>
<pin id="1345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_17/3 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="acc_V_16_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="0" index="1" bw="8" slack="0"/>
<pin id="1351" dir="0" index="2" bw="8" slack="0"/>
<pin id="1352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_16/3 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="sext_ln1273_19_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="5" slack="1"/>
<pin id="1357" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_19/3 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="r_V_17_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="0"/>
<pin id="1360" dir="0" index="1" bw="5" slack="0"/>
<pin id="1361" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="rhs_2_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="8" slack="0"/>
<pin id="1366" dir="0" index="1" bw="13" slack="0"/>
<pin id="1367" dir="0" index="2" bw="4" slack="0"/>
<pin id="1368" dir="0" index="3" bw="5" slack="0"/>
<pin id="1369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/3 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="lhs_2_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="1"/>
<pin id="1376" dir="0" index="1" bw="8" slack="0"/>
<pin id="1377" dir="0" index="2" bw="8" slack="0"/>
<pin id="1378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_2/3 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="sext_ln813_4_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="0"/>
<pin id="1383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_4/3 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="sext_ln813_5_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="8" slack="0"/>
<pin id="1387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_5/3 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="sub_ln1420_2_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="0"/>
<pin id="1391" dir="0" index="1" bw="8" slack="0"/>
<pin id="1392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1420_2/3 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="icmp_ln1420_2_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="9" slack="0"/>
<pin id="1397" dir="0" index="1" bw="9" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420_2/3 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="select_ln808_4_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="0" index="1" bw="8" slack="0"/>
<pin id="1404" dir="0" index="2" bw="8" slack="0"/>
<pin id="1405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_4/3 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="select_ln808_5_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="0" index="1" bw="8" slack="0"/>
<pin id="1411" dir="0" index="2" bw="8" slack="0"/>
<pin id="1412" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln808_5/3 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="acc_V_12_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="0"/>
<pin id="1417" dir="0" index="1" bw="8" slack="0"/>
<pin id="1418" dir="0" index="2" bw="8" slack="0"/>
<pin id="1419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_12/3 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="acc_V_11_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="8" slack="0"/>
<pin id="1426" dir="0" index="2" bw="8" slack="0"/>
<pin id="1427" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_11/3 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="acc_V_13_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="8" slack="0"/>
<pin id="1433" dir="0" index="1" bw="8" slack="0"/>
<pin id="1434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_13/3 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="acc_V_19_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="0" index="1" bw="8" slack="0"/>
<pin id="1440" dir="0" index="2" bw="8" slack="0"/>
<pin id="1441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_19/3 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="acc_V_18_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="1"/>
<pin id="1446" dir="0" index="1" bw="8" slack="0"/>
<pin id="1447" dir="0" index="2" bw="8" slack="0"/>
<pin id="1448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_18/3 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="mrv_i_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="48" slack="0"/>
<pin id="1453" dir="0" index="1" bw="8" slack="0"/>
<pin id="1454" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/3 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="mrv_1_i_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="48" slack="0"/>
<pin id="1459" dir="0" index="1" bw="8" slack="0"/>
<pin id="1460" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/3 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="mrv_2_i_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="48" slack="0"/>
<pin id="1465" dir="0" index="1" bw="8" slack="0"/>
<pin id="1466" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/3 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="mrv_3_i_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="48" slack="0"/>
<pin id="1471" dir="0" index="1" bw="8" slack="0"/>
<pin id="1472" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/3 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="mrv_4_i_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="48" slack="0"/>
<pin id="1477" dir="0" index="1" bw="8" slack="0"/>
<pin id="1478" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/3 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="mrv_5_i_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="48" slack="0"/>
<pin id="1483" dir="0" index="1" bw="8" slack="0"/>
<pin id="1484" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5_i/3 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="return_ln246_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="48" slack="0"/>
<pin id="1489" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln246/3 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="1"/>
<pin id="1498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="8" slack="1"/>
<pin id="1503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="1"/>
<pin id="1508" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="1"/>
<pin id="1513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="1"/>
<pin id="1518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="1"/>
<pin id="1523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="1"/>
<pin id="1528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="1"/>
<pin id="1533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="1"/>
<pin id="1538" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="8" slack="1"/>
<pin id="1543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="8" slack="1"/>
<pin id="1548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="1"/>
<pin id="1553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="1"/>
<pin id="1558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="8" slack="1"/>
<pin id="1563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="1"/>
<pin id="1568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="8" slack="1"/>
<pin id="1573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="8" slack="1"/>
<pin id="1578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="8" slack="1"/>
<pin id="1583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="8" slack="1"/>
<pin id="1588" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="8" slack="1"/>
<pin id="1593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="8" slack="1"/>
<pin id="1598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="8" slack="1"/>
<pin id="1603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="8" slack="1"/>
<pin id="1608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="1"/>
<pin id="1613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="outidx_1_addr_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="6" slack="1"/>
<pin id="1618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx_1_addr "/>
</bind>
</comp>

<comp id="1621" class="1005" name="w2_V_addr_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="8" slack="1"/>
<pin id="1623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="1626" class="1005" name="w2_V_addr_1_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="1"/>
<pin id="1628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr_1 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="w2_V_addr_2_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="8" slack="1"/>
<pin id="1633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr_2 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="ir_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="6" slack="0"/>
<pin id="1638" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="1641" class="1005" name="icmp_ln124_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="1"/>
<pin id="1643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="out_index_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="1"/>
<pin id="1647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="1664" class="1005" name="a_V_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="8" slack="1"/>
<pin id="1666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1669" class="1005" name="w_V_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="5" slack="1"/>
<pin id="1671" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_V "/>
</bind>
</comp>

<comp id="1674" class="1005" name="w_V_16_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="5" slack="1"/>
<pin id="1676" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_V_16 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="w_V_17_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="5" slack="1"/>
<pin id="1681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_V_17 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="in_index_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="5" slack="0"/>
<pin id="1686" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="1689" class="1005" name="acc_V_15_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="0"/>
<pin id="1691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_15 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="acc_V_14_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="8" slack="0"/>
<pin id="1696" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_14 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="acc_V_17_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="8" slack="0"/>
<pin id="1701" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_17 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="acc_V_16_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="0"/>
<pin id="1706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_16 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="acc_V_19_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="0"/>
<pin id="1711" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_19 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="acc_V_18_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="8" slack="0"/>
<pin id="1716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="143"><net_src comp="123" pin="3"/><net_sink comp="130" pin=5"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="174"><net_src comp="163" pin="6"/><net_sink comp="160" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="328" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="373"><net_src comp="70" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="384" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="424"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="412" pin="1"/><net_sink comp="416" pin=4"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="438"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="430" pin=4"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="452"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="440" pin="1"/><net_sink comp="444" pin=4"/></net>

<net id="457"><net_src comp="70" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="454" pin="1"/><net_sink comp="458" pin=4"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="480"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="468" pin="1"/><net_sink comp="472" pin=4"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="494"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="482" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="499"><net_src comp="70" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="508"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="496" pin="1"/><net_sink comp="500" pin=4"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="510" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="536"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="524" pin="1"/><net_sink comp="528" pin=4"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="550"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="538" pin="1"/><net_sink comp="542" pin=4"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="562"><net_src comp="192" pin="6"/><net_sink comp="556" pin=2"/></net>

<net id="563"><net_src comp="556" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="574"><net_src comp="206" pin="6"/><net_sink comp="568" pin=2"/></net>

<net id="575"><net_src comp="568" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="586"><net_src comp="220" pin="6"/><net_sink comp="580" pin=2"/></net>

<net id="587"><net_src comp="580" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="598"><net_src comp="234" pin="6"/><net_sink comp="592" pin=2"/></net>

<net id="599"><net_src comp="592" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="610"><net_src comp="248" pin="6"/><net_sink comp="604" pin=2"/></net>

<net id="611"><net_src comp="604" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="622"><net_src comp="262" pin="6"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="634"><net_src comp="276" pin="6"/><net_sink comp="628" pin=2"/></net>

<net id="635"><net_src comp="628" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="646"><net_src comp="290" pin="6"/><net_sink comp="640" pin=2"/></net>

<net id="647"><net_src comp="640" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="658"><net_src comp="304" pin="6"/><net_sink comp="652" pin=2"/></net>

<net id="659"><net_src comp="652" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="670"><net_src comp="318" pin="6"/><net_sink comp="664" pin=2"/></net>

<net id="671"><net_src comp="664" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="682"><net_src comp="332" pin="6"/><net_sink comp="676" pin=2"/></net>

<net id="683"><net_src comp="676" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="694"><net_src comp="346" pin="6"/><net_sink comp="688" pin=2"/></net>

<net id="695"><net_src comp="688" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="706"><net_src comp="360" pin="6"/><net_sink comp="700" pin=2"/></net>

<net id="707"><net_src comp="700" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="718"><net_src comp="374" pin="6"/><net_sink comp="712" pin=2"/></net>

<net id="719"><net_src comp="712" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="730"><net_src comp="388" pin="6"/><net_sink comp="724" pin=2"/></net>

<net id="731"><net_src comp="724" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="742"><net_src comp="402" pin="6"/><net_sink comp="736" pin=2"/></net>

<net id="743"><net_src comp="736" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="754"><net_src comp="416" pin="6"/><net_sink comp="748" pin=2"/></net>

<net id="755"><net_src comp="748" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="759"><net_src comp="756" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="766"><net_src comp="430" pin="6"/><net_sink comp="760" pin=2"/></net>

<net id="767"><net_src comp="760" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="778"><net_src comp="444" pin="6"/><net_sink comp="772" pin=2"/></net>

<net id="779"><net_src comp="772" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="783"><net_src comp="780" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="790"><net_src comp="458" pin="6"/><net_sink comp="784" pin=2"/></net>

<net id="791"><net_src comp="784" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="795"><net_src comp="792" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="802"><net_src comp="472" pin="6"/><net_sink comp="796" pin=2"/></net>

<net id="803"><net_src comp="796" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="807"><net_src comp="804" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="814"><net_src comp="486" pin="6"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="819"><net_src comp="816" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="826"><net_src comp="500" pin="6"/><net_sink comp="820" pin=2"/></net>

<net id="827"><net_src comp="820" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="831"><net_src comp="828" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="838"><net_src comp="514" pin="6"/><net_sink comp="832" pin=2"/></net>

<net id="839"><net_src comp="832" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="850"><net_src comp="528" pin="6"/><net_sink comp="844" pin=2"/></net>

<net id="851"><net_src comp="844" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="855"><net_src comp="80" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="864"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="852" pin="1"/><net_sink comp="856" pin=4"/></net>

<net id="869"><net_src comp="82" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="878"><net_src comp="866" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="866" pin="1"/><net_sink comp="870" pin=4"/></net>

<net id="883"><net_src comp="82" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="892"><net_src comp="880" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="880" pin="1"/><net_sink comp="884" pin=4"/></net>

<net id="897"><net_src comp="80" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="906"><net_src comp="894" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="894" pin="1"/><net_sink comp="898" pin=4"/></net>

<net id="911"><net_src comp="80" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="920"><net_src comp="908" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="908" pin="1"/><net_sink comp="912" pin=4"/></net>

<net id="925"><net_src comp="80" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="934"><net_src comp="922" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="922" pin="1"/><net_sink comp="926" pin=4"/></net>

<net id="939"><net_src comp="4" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="6" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="8" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="10" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="12" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="14" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="16" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="18" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="20" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="22" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="24" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="26" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="28" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="30" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="32" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="34" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="36" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="38" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="40" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="42" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="44" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="46" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="48" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="50" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="52" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="178" pin="6"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1045"><net_src comp="178" pin="6"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="178" pin="6"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="62" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1065"><net_src comp="1042" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="64" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1076"><net_src comp="178" pin="6"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="66" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="178" pin="6"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="68" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1113"><net_src comp="74" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1114"><net_src comp="844" pin="4"/><net_sink comp="1084" pin=1"/></net>

<net id="1115"><net_src comp="832" pin="4"/><net_sink comp="1084" pin=2"/></net>

<net id="1116"><net_src comp="820" pin="4"/><net_sink comp="1084" pin=3"/></net>

<net id="1117"><net_src comp="808" pin="4"/><net_sink comp="1084" pin=4"/></net>

<net id="1118"><net_src comp="796" pin="4"/><net_sink comp="1084" pin=5"/></net>

<net id="1119"><net_src comp="784" pin="4"/><net_sink comp="1084" pin=6"/></net>

<net id="1120"><net_src comp="772" pin="4"/><net_sink comp="1084" pin=7"/></net>

<net id="1121"><net_src comp="760" pin="4"/><net_sink comp="1084" pin=8"/></net>

<net id="1122"><net_src comp="748" pin="4"/><net_sink comp="1084" pin=9"/></net>

<net id="1123"><net_src comp="736" pin="4"/><net_sink comp="1084" pin=10"/></net>

<net id="1124"><net_src comp="724" pin="4"/><net_sink comp="1084" pin=11"/></net>

<net id="1125"><net_src comp="712" pin="4"/><net_sink comp="1084" pin=12"/></net>

<net id="1126"><net_src comp="700" pin="4"/><net_sink comp="1084" pin=13"/></net>

<net id="1127"><net_src comp="688" pin="4"/><net_sink comp="1084" pin=14"/></net>

<net id="1128"><net_src comp="676" pin="4"/><net_sink comp="1084" pin=15"/></net>

<net id="1129"><net_src comp="664" pin="4"/><net_sink comp="1084" pin=16"/></net>

<net id="1130"><net_src comp="652" pin="4"/><net_sink comp="1084" pin=17"/></net>

<net id="1131"><net_src comp="640" pin="4"/><net_sink comp="1084" pin=18"/></net>

<net id="1132"><net_src comp="628" pin="4"/><net_sink comp="1084" pin=19"/></net>

<net id="1133"><net_src comp="616" pin="4"/><net_sink comp="1084" pin=20"/></net>

<net id="1134"><net_src comp="604" pin="4"/><net_sink comp="1084" pin=21"/></net>

<net id="1135"><net_src comp="592" pin="4"/><net_sink comp="1084" pin=22"/></net>

<net id="1136"><net_src comp="580" pin="4"/><net_sink comp="1084" pin=23"/></net>

<net id="1137"><net_src comp="568" pin="4"/><net_sink comp="1084" pin=24"/></net>

<net id="1138"><net_src comp="556" pin="4"/><net_sink comp="1084" pin=25"/></net>

<net id="1139"><net_src comp="542" pin="6"/><net_sink comp="1084" pin=26"/></net>

<net id="1144"><net_src comp="542" pin="6"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="76" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="78" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="72" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="1140" pin="2"/><net_sink comp="1152" pin=2"/></net>

<net id="1170"><net_src comp="1160" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="1163" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1178"><net_src comp="100" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="1166" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1180"><net_src comp="102" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1181"><net_src comp="104" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1187"><net_src comp="870" pin="6"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="856" pin="6"/><net_sink comp="1182" pin=2"/></net>

<net id="1192"><net_src comp="1182" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="1172" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1201"><net_src comp="106" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1189" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1193" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1214"><net_src comp="80" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1215"><net_src comp="870" pin="6"/><net_sink comp="1209" pin=2"/></net>

<net id="1221"><net_src comp="856" pin="6"/><net_sink comp="1216" pin=1"/></net>

<net id="1222"><net_src comp="80" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1228"><net_src comp="1203" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="1209" pin="3"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="870" pin="6"/><net_sink comp="1223" pin=2"/></net>

<net id="1236"><net_src comp="1203" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1216" pin="3"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="856" pin="6"/><net_sink comp="1231" pin=2"/></net>

<net id="1243"><net_src comp="1172" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1182" pin="3"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1251"><net_src comp="1223" pin="3"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="1231" pin="3"/><net_sink comp="1252" pin=1"/></net>

<net id="1258"><net_src comp="1239" pin="2"/><net_sink comp="1252" pin=2"/></net>

<net id="1266"><net_src comp="1160" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1274"><net_src comp="100" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="1262" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1276"><net_src comp="102" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1277"><net_src comp="104" pin="0"/><net_sink comp="1268" pin=3"/></net>

<net id="1283"><net_src comp="898" pin="6"/><net_sink comp="1278" pin=1"/></net>

<net id="1284"><net_src comp="884" pin="6"/><net_sink comp="1278" pin=2"/></net>

<net id="1288"><net_src comp="1278" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="1268" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1297"><net_src comp="106" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1285" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1303"><net_src comp="1289" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="1293" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1310"><net_src comp="80" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1311"><net_src comp="898" pin="6"/><net_sink comp="1305" pin=2"/></net>

<net id="1317"><net_src comp="884" pin="6"/><net_sink comp="1312" pin=1"/></net>

<net id="1318"><net_src comp="80" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1324"><net_src comp="1299" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1325"><net_src comp="1305" pin="3"/><net_sink comp="1319" pin=1"/></net>

<net id="1326"><net_src comp="898" pin="6"/><net_sink comp="1319" pin=2"/></net>

<net id="1332"><net_src comp="1299" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1333"><net_src comp="1312" pin="3"/><net_sink comp="1327" pin=1"/></net>

<net id="1334"><net_src comp="884" pin="6"/><net_sink comp="1327" pin=2"/></net>

<net id="1339"><net_src comp="1268" pin="4"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1278" pin="3"/><net_sink comp="1335" pin=1"/></net>

<net id="1346"><net_src comp="1335" pin="2"/><net_sink comp="1341" pin=1"/></net>

<net id="1347"><net_src comp="1319" pin="3"/><net_sink comp="1341" pin=2"/></net>

<net id="1353"><net_src comp="1327" pin="3"/><net_sink comp="1348" pin=1"/></net>

<net id="1354"><net_src comp="1335" pin="2"/><net_sink comp="1348" pin=2"/></net>

<net id="1362"><net_src comp="1160" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="1355" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1370"><net_src comp="100" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="1358" pin="2"/><net_sink comp="1364" pin=1"/></net>

<net id="1372"><net_src comp="102" pin="0"/><net_sink comp="1364" pin=2"/></net>

<net id="1373"><net_src comp="104" pin="0"/><net_sink comp="1364" pin=3"/></net>

<net id="1379"><net_src comp="926" pin="6"/><net_sink comp="1374" pin=1"/></net>

<net id="1380"><net_src comp="912" pin="6"/><net_sink comp="1374" pin=2"/></net>

<net id="1384"><net_src comp="1374" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="1364" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="106" pin="0"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1381" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="1385" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1406"><net_src comp="80" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1407"><net_src comp="926" pin="6"/><net_sink comp="1401" pin=2"/></net>

<net id="1413"><net_src comp="912" pin="6"/><net_sink comp="1408" pin=1"/></net>

<net id="1414"><net_src comp="80" pin="0"/><net_sink comp="1408" pin=2"/></net>

<net id="1420"><net_src comp="1395" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1421"><net_src comp="1401" pin="3"/><net_sink comp="1415" pin=1"/></net>

<net id="1422"><net_src comp="926" pin="6"/><net_sink comp="1415" pin=2"/></net>

<net id="1428"><net_src comp="1395" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="1408" pin="3"/><net_sink comp="1423" pin=1"/></net>

<net id="1430"><net_src comp="912" pin="6"/><net_sink comp="1423" pin=2"/></net>

<net id="1435"><net_src comp="1364" pin="4"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1374" pin="3"/><net_sink comp="1431" pin=1"/></net>

<net id="1442"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1443"><net_src comp="1415" pin="3"/><net_sink comp="1437" pin=2"/></net>

<net id="1449"><net_src comp="1423" pin="3"/><net_sink comp="1444" pin=1"/></net>

<net id="1450"><net_src comp="1431" pin="2"/><net_sink comp="1444" pin=2"/></net>

<net id="1455"><net_src comp="108" pin="0"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1252" pin="3"/><net_sink comp="1451" pin=1"/></net>

<net id="1461"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="1245" pin="3"/><net_sink comp="1457" pin=1"/></net>

<net id="1467"><net_src comp="1457" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="1348" pin="3"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1463" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1341" pin="3"/><net_sink comp="1469" pin=1"/></net>

<net id="1479"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1480"><net_src comp="1444" pin="3"/><net_sink comp="1475" pin=1"/></net>

<net id="1485"><net_src comp="1475" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1437" pin="3"/><net_sink comp="1481" pin=1"/></net>

<net id="1490"><net_src comp="1481" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="936" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1499"><net_src comp="940" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1504"><net_src comp="944" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1509"><net_src comp="948" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1514"><net_src comp="952" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1519"><net_src comp="956" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1524"><net_src comp="960" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1529"><net_src comp="964" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1534"><net_src comp="968" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1539"><net_src comp="972" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1544"><net_src comp="976" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1549"><net_src comp="980" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1554"><net_src comp="984" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1559"><net_src comp="988" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1564"><net_src comp="992" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1569"><net_src comp="996" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1574"><net_src comp="1000" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1579"><net_src comp="1004" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1584"><net_src comp="1008" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1589"><net_src comp="1012" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1594"><net_src comp="1016" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1599"><net_src comp="1020" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1604"><net_src comp="1024" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1609"><net_src comp="1028" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1614"><net_src comp="1032" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1619"><net_src comp="110" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1624"><net_src comp="123" pin="3"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="1629"><net_src comp="144" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1634"><net_src comp="152" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1639"><net_src comp="1072" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1644"><net_src comp="1078" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1648"><net_src comp="117" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1651"><net_src comp="1645" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1652"><net_src comp="1645" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1653"><net_src comp="1645" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1654"><net_src comp="1645" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1655"><net_src comp="1645" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1656"><net_src comp="1645" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1657"><net_src comp="1645" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1658"><net_src comp="1645" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1659"><net_src comp="1645" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1660"><net_src comp="1645" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1661"><net_src comp="1645" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1662"><net_src comp="1645" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1663"><net_src comp="1645" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1667"><net_src comp="1084" pin="27"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1672"><net_src comp="130" pin="11"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1677"><net_src comp="130" pin="7"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1682"><net_src comp="130" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1687"><net_src comp="1152" pin="3"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1692"><net_src comp="1245" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="1697"><net_src comp="1252" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="1702"><net_src comp="1341" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="1707"><net_src comp="1348" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1712"><net_src comp="1437" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="1717"><net_src comp="1444" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="912" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx_1 | {}
	Port: w2_V | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167 | {}
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168 | {}
 - Input state : 
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : outidx_1 | {1 2 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : w2_V | {1 2 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168 | {1 }
  - Chain level:
	State 1
		do_init : 1
		ir33 : 1
		zext_ln124 : 2
		zext_ln124_1 : 2
		zext_ln124_2 : 2
		outidx_1_addr : 3
		out_index : 4
		w2_V_addr : 3
		w_V : 4
		empty_52 : 3
		p_cast_i : 4
		w2_V_addr_1 : 5
		w_V_16 : 6
		empty_53 : 3
		p_cast3_i : 4
		w2_V_addr_2 : 5
		w_V_17 : 6
		ir : 2
		icmp_ln124 : 2
		br_ln124 : 3
	State 2
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770 : 1
		p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 : 1
		a_V : 2
		in_index_1 : 1
		icmp_ln141 : 2
		in_index : 3
	State 3
		r_V : 1
		rhs : 2
		lhs : 1
		sext_ln813 : 2
		sext_ln813_1 : 3
		sub_ln1420 : 3
		icmp_ln1420 : 4
		select_ln808 : 1
		select_ln808_1 : 1
		acc_V_7 : 5
		acc_V_6 : 5
		acc_V_8 : 3
		acc_V_15 : 6
		acc_V_14 : 6
		r_V_16 : 1
		rhs_1 : 2
		lhs_1 : 1
		sext_ln813_2 : 2
		sext_ln813_3 : 3
		sub_ln1420_1 : 3
		icmp_ln1420_1 : 4
		select_ln808_2 : 1
		select_ln808_3 : 1
		acc_V_9 : 5
		acc_V : 5
		acc_V_10 : 3
		acc_V_17 : 6
		acc_V_16 : 6
		r_V_17 : 1
		rhs_2 : 2
		lhs_2 : 1
		sext_ln813_4 : 2
		sext_ln813_5 : 3
		sub_ln1420_2 : 3
		icmp_ln1420_2 : 4
		select_ln808_4 : 1
		select_ln808_5 : 1
		acc_V_12 : 5
		acc_V_11 : 5
		acc_V_13 : 3
		acc_V_19 : 6
		acc_V_18 : 6
		mrv_i : 7
		mrv_1_i : 8
		mrv_2_i : 9
		mrv_3_i : 10
		mrv_4_i : 11
		mrv_5_i : 12
		return_ln246 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    in_index_fu_1152    |    0    |    0    |    5    |
|          |       lhs_fu_1182      |    0    |    0    |    8    |
|          |  select_ln808_fu_1209  |    0    |    0    |    8    |
|          | select_ln808_1_fu_1216 |    0    |    0    |    8    |
|          |     acc_V_7_fu_1223    |    0    |    0    |    8    |
|          |     acc_V_6_fu_1231    |    0    |    0    |    8    |
|          |    acc_V_15_fu_1245    |    0    |    0    |    8    |
|          |    acc_V_14_fu_1252    |    0    |    0    |    8    |
|          |      lhs_1_fu_1278     |    0    |    0    |    8    |
|          | select_ln808_2_fu_1305 |    0    |    0    |    8    |
|  select  | select_ln808_3_fu_1312 |    0    |    0    |    8    |
|          |     acc_V_9_fu_1319    |    0    |    0    |    8    |
|          |      acc_V_fu_1327     |    0    |    0    |    8    |
|          |    acc_V_17_fu_1341    |    0    |    0    |    8    |
|          |    acc_V_16_fu_1348    |    0    |    0    |    8    |
|          |      lhs_2_fu_1374     |    0    |    0    |    8    |
|          | select_ln808_4_fu_1401 |    0    |    0    |    8    |
|          | select_ln808_5_fu_1408 |    0    |    0    |    8    |
|          |    acc_V_12_fu_1415    |    0    |    0    |    8    |
|          |    acc_V_11_fu_1423    |    0    |    0    |    8    |
|          |    acc_V_19_fu_1437    |    0    |    0    |    8    |
|          |    acc_V_18_fu_1444    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |       r_V_fu_1166      |    0    |    0    |    40   |
|    mul   |     r_V_16_fu_1262     |    0    |    0    |    40   |
|          |     r_V_17_fu_1358     |    0    |    0    |    40   |
|----------|------------------------|---------|---------|---------|
|    mux   |       a_V_fu_1084      |    0    |    0    |   114   |
|----------|------------------------|---------|---------|---------|
|          |    empty_52_fu_1050    |    0    |    0    |    14   |
|          |    empty_53_fu_1061    |    0    |    0    |    15   |
|          |       ir_fu_1072       |    0    |    0    |    13   |
|    add   |   in_index_1_fu_1140   |    0    |    0    |    12   |
|          |     acc_V_8_fu_1239    |    0    |    0    |    15   |
|          |    acc_V_10_fu_1335    |    0    |    0    |    15   |
|          |    acc_V_13_fu_1431    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln124_fu_1078   |    0    |    0    |    10   |
|          |   icmp_ln141_fu_1146   |    0    |    0    |    9    |
|   icmp   |   icmp_ln1420_fu_1203  |    0    |    0    |    11   |
|          |  icmp_ln1420_1_fu_1299 |    0    |    0    |    11   |
|          |  icmp_ln1420_2_fu_1395 |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |   sub_ln1420_fu_1197   |    0    |    0    |    15   |
|    sub   |  sub_ln1420_1_fu_1293  |    0    |    0    |    15   |
|          |  sub_ln1420_2_fu_1389  |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln124_fu_1036   |    0    |    0    |    0    |
|          |  zext_ln124_1_fu_1042  |    0    |    0    |    0    |
|   zext   |  zext_ln124_2_fu_1046  |    0    |    0    |    0    |
|          |    p_cast_i_fu_1056    |    0    |    0    |    0    |
|          |    p_cast3_i_fu_1067   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   sext_ln1273_fu_1160  |    0    |    0    |    0    |
|          | sext_ln1273_17_fu_1163 |    0    |    0    |    0    |
|          |   sext_ln813_fu_1189   |    0    |    0    |    0    |
|          |  sext_ln813_1_fu_1193  |    0    |    0    |    0    |
|   sext   | sext_ln1273_18_fu_1259 |    0    |    0    |    0    |
|          |  sext_ln813_2_fu_1285  |    0    |    0    |    0    |
|          |  sext_ln813_3_fu_1289  |    0    |    0    |    0    |
|          | sext_ln1273_19_fu_1355 |    0    |    0    |    0    |
|          |  sext_ln813_4_fu_1381  |    0    |    0    |    0    |
|          |  sext_ln813_5_fu_1385  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       rhs_fu_1172      |    0    |    0    |    0    |
|partselect|      rhs_1_fu_1268     |    0    |    0    |    0    |
|          |      rhs_2_fu_1364     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      mrv_i_fu_1451     |    0    |    0    |    0    |
|          |     mrv_1_i_fu_1457    |    0    |    0    |    0    |
|insertvalue|     mrv_2_i_fu_1463    |    0    |    0    |    0    |
|          |     mrv_3_i_fu_1469    |    0    |    0    |    0    |
|          |     mrv_4_i_fu_1475    |    0    |    0    |    0    |
|          |     mrv_5_i_fu_1481    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  return  |  return_ln246_fu_1487  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |    0    |   603   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------------------------------------+--------+
|                                                                                              |   FF   |
+----------------------------------------------------------------------------------------------+--------+
|                                         a_V_reg_1664                                         |    8   |
|                                        acc_V32_reg_852                                       |    8   |
|                                       acc_V_130_reg_866                                      |    8   |
|                                       acc_V_14_reg_1694                                      |    8   |
|                                       acc_V_15_reg_1689                                      |    8   |
|                                       acc_V_16_reg_1704                                      |    8   |
|                                       acc_V_17_reg_1699                                      |    8   |
|                                       acc_V_18_reg_1714                                      |    8   |
|                                       acc_V_19_reg_1709                                      |    8   |
|                                       acc_V_228_reg_880                                      |    8   |
|                                       acc_V_326_reg_894                                      |    8   |
|                                       acc_V_424_reg_908                                      |    8   |
|                                       acc_V_522_reg_922                                      |    8   |
|                                        do_init_reg_160                                       |    1   |
|                                      icmp_ln124_reg_1641                                     |    1   |
|                                      in_index34_reg_538                                      |    5   |
|                                       in_index_reg_1684                                      |    5   |
|                                         ir33_reg_175                                         |    6   |
|                                          ir_reg_1636                                         |    6   |
|                                      out_index_reg_1645                                      |    1   |
|                                    outidx_1_addr_reg_1616                                    |    6   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_757_reg_552|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_758_reg_564|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_759_reg_576|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_760_reg_588|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_761_reg_600|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_762_reg_612|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_763_reg_624|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_764_reg_636|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_765_reg_648|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_766_reg_660|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_767_reg_672|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_768_reg_684|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_769_reg_696|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_770_reg_708|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_771_reg_720|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_772_reg_1541|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_773_reg_1546|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_774_reg_1551|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_775_reg_1556|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_776_reg_1561|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_777_reg_1566|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_778_reg_1571|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_779_reg_1576|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_780_reg_1581|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_781_reg_1586|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_782_reg_1591|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_783_reg_1596|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_784_reg_1601|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_785_reg_1606|    8   |
|p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_786_reg_1611|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_787_reg_188|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_788_reg_202|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_789_reg_216|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_790_reg_230|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_791_reg_244|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_792_reg_258|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_793_reg_272|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_794_reg_286|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_795_reg_300|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_796_reg_314|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_797_reg_328|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_798_reg_342|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_799_reg_356|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_800_reg_370|    8   |
| p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_801_reg_384|    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_732     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_744     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_756     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_768     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_780     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_792     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_804     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_816     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_828     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_840     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_1491    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_1496    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_1501    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_1506    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76_reg_1511    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77_reg_1516    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78_reg_1521    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_1526    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_1531    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_1536    |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_398     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_412     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_426     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_440     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_454     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_468     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_482     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_496     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_510     |    8   |
|     void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_reg_524     |    8   |
|                                     w2_V_addr_1_reg_1626                                     |    8   |
|                                     w2_V_addr_2_reg_1631                                     |    8   |
|                                      w2_V_addr_reg_1621                                      |    8   |
|                                        w_V_16_reg_1674                                       |    5   |
|                                        w_V_17_reg_1679                                       |    5   |
|                                         w_V_reg_1669                                         |    5   |
+----------------------------------------------------------------------------------------------+--------+
|                                             Total                                            |   774  |
+----------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_130 |  p5  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||  2.152  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   603  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   774  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   774  |   639  |
+-----------+--------+--------+--------+--------+
