Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 21 10:56:11 2019
| Host         : DESKTOP-8SDEMCC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.076        0.000                      0                  171        0.153        0.000                      0                  171        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.076        0.000                      0                  171        0.153        0.000                      0                  171        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.057%)  route 2.556ns (76.943%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.992     8.500    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[4]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.576    lcd0/text_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.057%)  route 2.556ns (76.943%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.992     8.500    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[5]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.576    lcd0/text_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.057%)  route 2.556ns (76.943%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.992     8.500    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[6]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.576    lcd0/text_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.057%)  route 2.556ns (76.943%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.992     8.500    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y24          FDRE                                         r  lcd0/text_count_reg[7]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    14.576    lcd0/text_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.766ns (24.285%)  route 2.388ns (75.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.824     8.332    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[10]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.590    lcd0/text_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.766ns (24.285%)  route 2.388ns (75.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.824     8.332    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[11]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.590    lcd0/text_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.766ns (24.285%)  route 2.388ns (75.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.824     8.332    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[8]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.590    lcd0/text_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.766ns (24.285%)  route 2.388ns (75.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.824     8.332    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.877    lcd0/CLK
    SLICE_X2Y25          FDRE                                         r  lcd0/text_count_reg[9]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    14.590    lcd0/text_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.766ns (24.598%)  route 2.348ns (75.402%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.784     8.292    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  lcd0/text_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.507    14.879    lcd0/CLK
    SLICE_X2Y23          FDRE                                         r  lcd0/text_count_reg[0]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.578    lcd0/text_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.766ns (24.598%)  route 2.348ns (75.402%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.178    lcd0/CLK
    SLICE_X2Y28          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.696 r  lcd0/text_count_reg[21]/Q
                         net (fo=22, routed)          0.895     6.591    lcd0/text_count_reg__0[21]
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.715 r  lcd0/text_rw_i_1/O
                         net (fo=2, routed)           0.669     7.384    lcd0/text_rw
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.508 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.784     8.292    lcd0/text_count[0]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  lcd0/text_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.507    14.879    lcd0/CLK
    SLICE_X2Y23          FDRE                                         r  lcd0/text_count_reg[1]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    14.578    lcd0/text_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  6.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.500    lcd0/CLK
    SLICE_X3Y27          FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.119     1.760    lcd0/tcode[0]
    SLICE_X4Y27          FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.853     2.011    lcd0/CLK
    SLICE_X4Y27          FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.075     1.607    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.500    lcd0/CLK
    SLICE_X3Y27          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.117     1.758    lcd0/tcode[3]
    SLICE_X4Y27          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.853     2.011    lcd0/CLK
    SLICE_X4Y27          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.070     1.602    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.500    lcd0/CLK
    SLICE_X3Y27          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.117     1.758    lcd0/tcode[2]
    SLICE_X4Y27          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.853     2.011    lcd0/CLK
    SLICE_X4Y27          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.066     1.598    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.190ns (61.636%)  route 0.118ns (38.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X5Y28          FDRE                                         r  lcd0/init_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  lcd0/init_count_reg[23]/Q
                         net (fo=5, routed)           0.118     1.758    lcd0/p_0_in[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.049     1.807 r  lcd0/icode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.807    lcd0/icode[3]_i_2_n_0
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    lcd0/CLK
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[3]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.107     1.618    lcd0/icode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.192ns (61.156%)  route 0.122ns (38.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X5Y28          FDRE                                         r  lcd0/init_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/init_count_reg[23]/Q
                         net (fo=5, routed)           0.122     1.761    lcd0/p_0_in[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.051     1.812 r  lcd0/icode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    lcd0/icode[1]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    lcd0/CLK
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.107     1.618    lcd0/icode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.132%)  route 0.118ns (38.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X5Y28          FDRE                                         r  lcd0/init_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/init_count_reg[23]/Q
                         net (fo=5, routed)           0.118     1.758    lcd0/p_0_in[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  lcd0/icode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    lcd0/icode[2]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    lcd0/CLK
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092     1.603    lcd0/icode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X5Y28          FDRE                                         r  lcd0/init_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/init_count_reg[23]/Q
                         net (fo=5, routed)           0.122     1.761    lcd0/p_0_in[1]
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  lcd0/icode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    lcd0/icode[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.012    lcd0/CLK
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092     1.603    lcd0/icode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  lcd0/icode_reg[1]/Q
                         net (fo=1, routed)           0.115     1.742    lcd0/icode_reg_n_0_[1]
    SLICE_X5Y27          FDRE                                         r  lcd0/init_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.853     2.011    lcd0/CLK
    SLICE_X5Y27          FDRE                                         r  lcd0/init_d_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.018     1.529    lcd0/init_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (43.997%)  route 0.179ns (56.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X3Y26          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.179     1.819    lcd0/tcode[1]
    SLICE_X4Y26          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     2.009    lcd0/CLK
    SLICE_X4Y26          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.070     1.600    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.154%)  route 0.122ns (48.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    lcd0/CLK
    SLICE_X4Y28          FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.122     1.749    lcd0/icode_reg_n_0_[3]
    SLICE_X5Y26          FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     2.009    lcd0/CLK
    SLICE_X5Y26          FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.018     1.527    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     lcd0/icode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     lcd0/icode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     lcd0/icode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28     lcd0/icode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y23     lcd0/init_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25     lcd0/init_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25     lcd0/init_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     lcd0/init_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26     lcd0/init_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23     lcd0/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25     lcd0/init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25     lcd0/init_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23     lcd0/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23     lcd0/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23     lcd0/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23     lcd0/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25     lcd0/init_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25     lcd0/init_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26     lcd0/init_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     lcd0/init_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     lcd0/init_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     lcd0/init_count_reg[18]/C



