{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2002.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "183.31"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "27", "@dc": "27", "@oc": "27", "@id": "40547733", "text": ":facetid:toc:db/conf/fpga/fpga2002.bht"}}, "hits": {"@total": "27", "@computed": "27", "@sent": "27", "@first": "0", "hit": [{"@score": "1", "@id": "5892208", "info": {"authors": {"author": [{"@pid": "17/3479", "text": "William Chow"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "EVE: a CAD tool for manual placement and pipelining assistance of FPGA circuits.", "venue": "FPGA", "pages": "85-94", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChowR02", "doi": "10.1145/503048.503061", "ee": "https://doi.org/10.1145/503048.503061", "url": "https://dblp.org/rec/conf/fpga/ChowR02"}, "url": "URL#5892208"}, {"@score": "1", "@id": "5892209", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "76/5783", "text": "Yizhou Lin"}, {"@pid": "24/6651", "text": "Wangning Long"}]}, "title": "SPFD-based global rewiring.", "venue": "FPGA", "pages": "77-84", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongLL02", "doi": "10.1145/503048.503060", "ee": "https://doi.org/10.1145/503048.503060", "url": "https://dblp.org/rec/conf/fpga/CongLL02"}, "url": "URL#5892209"}, {"@score": "1", "@id": "5892210", "info": {"authors": {"author": [{"@pid": "51/1406", "text": "Srdjan Coric"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "30/3209", "text": "Eric L. Miller 0001"}, {"@pid": "34/1565", "text": "Marc Trepanier"}]}, "title": "Parallel-beam backprojection: an FPGA implementation optimized for medical imaging.", "venue": "FPGA", "pages": "217-226", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CoricLMT02", "doi": "10.1145/503048.503080", "ee": "https://doi.org/10.1145/503048.503080", "url": "https://dblp.org/rec/conf/fpga/CoricLMT02"}, "url": "URL#5892210"}, {"@score": "1", "@id": "5892211", "info": {"authors": {"author": [{"@pid": "23/3486", "text": "Alan Daly"}, {"@pid": "m/WPLiamMarname", "text": "William P. Marnane"}]}, "title": "Efficient architectures for implementing montgomery modular multiplication and RSA modular exponentiation on reconfigurable logic.", "venue": "FPGA", "pages": "40-49", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DalyM02", "doi": "10.1145/503048.503055", "ee": "https://doi.org/10.1145/503048.503055", "url": "https://dblp.org/rec/conf/fpga/DalyM02"}, "url": "URL#5892211"}, {"@score": "1", "@id": "5892212", "info": {"authors": {"author": [{"@pid": "57/5229", "text": "J. Dido"}, {"@pid": "303/5124", "text": "N. G\u00e9raudie"}, {"@pid": "71/1155", "text": "L. Loiseau"}, {"@pid": "89/3003", "text": "O. Payeur"}, {"@pid": "s/YvonSavaria", "text": "Yvon Savaria"}, {"@pid": "43/548", "text": "D. Poirier"}]}, "title": "A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs.", "venue": "FPGA", "pages": "50-55", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DidoGLPSP02", "doi": "10.1145/503048.503056", "ee": "https://doi.org/10.1145/503048.503056", "url": "https://dblp.org/rec/conf/fpga/DidoGLPSP02"}, "url": "URL#5892212"}, {"@score": "1", "@id": "5892213", "info": {"authors": {"author": [{"@pid": "d/PedroCDiniz", "text": "Pedro C. Diniz"}, {"@pid": "66/7043", "text": "Joonseok Park"}]}, "title": "Data reorganization engines for the next generation of system-on-a-chip FPGAs.", "venue": "FPGA", "pages": "237-244", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DinizP02", "doi": "10.1145/503048.503082", "ee": "https://doi.org/10.1145/503048.503082", "url": "https://dblp.org/rec/conf/fpga/DinizP02"}, "url": "URL#5892213"}, {"@score": "1", "@id": "5892214", "info": {"authors": {"author": [{"@pid": "21/2190", "text": "Radhika S. Grover"}, {"@pid": "29/6350", "text": "Weijia Shang"}, {"@pid": "72/872", "text": "Qiang Li"}]}, "title": "A faster distributed arithmetic architecture for FPGAs.", "venue": "FPGA", "pages": "31-39", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GroverSL02", "doi": "10.1145/503048.503054", "ee": "https://doi.org/10.1145/503048.503054", "url": "https://dblp.org/rec/conf/fpga/GroverSL02"}, "url": "URL#5892214"}, {"@score": "1", "@id": "5892215", "info": {"authors": {"author": [{"@pid": "h/MHutton", "text": "Michael D. Hutton"}, {"@pid": "99/6346", "text": "Vinson Chan"}, {"@pid": "39/6957", "text": "Peter Kazarian"}, {"@pid": "26/4080", "text": "Victor Maruri"}, {"@pid": "91/1691", "text": "Tony Ngai"}, {"@pid": "96/5810", "text": "Jim Park"}, {"@pid": "04/4338", "text": "Rakesh H. Patel"}, {"@pid": "44/3603", "text": "Bruce Pedersen"}, {"@pid": "15/2314", "text": "Jay Schleicher"}, {"@pid": "42/5447", "text": "Sergey Y. Shumarayev"}]}, "title": "Interconnect enhancements for a high-speed PLD architecture.", "venue": "FPGA", "pages": "3-10", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuttonCKMNPPPSS02", "doi": "10.1145/503048.503050", "ee": "https://doi.org/10.1145/503048.503050", "url": "https://dblp.org/rec/conf/fpga/HuttonCKMNPPPSS02"}, "url": "URL#5892215"}, {"@score": "1", "@id": "5892216", "info": {"authors": {"author": {"@pid": "31/5011", "text": "Tom Kean"}}, "title": "Cryptographic rights management of FPGA intellectual property cores.", "venue": "FPGA", "pages": "113-118", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Kean02", "doi": "10.1145/503048.503065", "ee": "https://doi.org/10.1145/503048.503065", "url": "https://dblp.org/rec/conf/fpga/Kean02"}, "url": "URL#5892216"}, {"@score": "1", "@id": "5892217", "info": {"authors": {"author": [{"@pid": "51/856", "text": "K. K. Lee"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Incremental reconfiguration of multi-FPGA systems.", "venue": "FPGA", "pages": "206-213", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeeW02", "doi": "10.1145/503048.503078", "ee": "https://doi.org/10.1145/503048.503078", "url": "https://dblp.org/rec/conf/fpga/LeeW02"}, "url": "URL#5892217"}, {"@score": "1", "@id": "5892218", "info": {"authors": {"author": [{"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "57/1113", "text": "David M. Lewis"}]}, "title": "Circuit design of routing switches.", "venue": "FPGA", "pages": "19-28", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LemieuxL02", "doi": "10.1145/503048.503052", "ee": "https://doi.org/10.1145/503048.503052", "url": "https://dblp.org/rec/conf/fpga/LemieuxL02"}, "url": "URL#5892218"}, {"@score": "1", "@id": "5892219", "info": {"authors": {"author": [{"@pid": "39/7780-8", "text": "Zhiyuan Li 0008"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation.", "venue": "FPGA", "pages": "187-195", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiH02", "doi": "10.1145/503048.503076", "ee": "https://doi.org/10.1145/503048.503076", "url": "https://dblp.org/rec/conf/fpga/LiH02"}, "url": "URL#5892219"}, {"@score": "1", "@id": "5892220", "info": {"authors": {"author": [{"@pid": "17/2065", "text": "Yury Markovsky"}, {"@pid": "26/7014", "text": "Eylon Caspi"}, {"@pid": "17/6395", "text": "Randy Huang"}, {"@pid": "66/1771", "text": "Joseph Yeh"}, {"@pid": "76/4622", "text": "Michael Chu"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine.", "venue": "FPGA", "pages": "196-205", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MarkovskiyCHYCWD02", "doi": "10.1145/503048.503077", "ee": "https://doi.org/10.1145/503048.503077", "url": "https://dblp.org/rec/conf/fpga/MarkovskiyCHYCWD02"}, "url": "URL#5892220"}, {"@score": "1", "@id": "5892221", "info": {"authors": {"author": [{"@pid": "24/956", "text": "Stuart McCracken"}, {"@pid": "75/1586", "text": "Zeljko Zilic"}]}, "title": "FPGA test time reduction through a novel interconnect testing scheme.", "venue": "FPGA", "pages": "136-144", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/McCrackenZ02", "doi": "10.1145/503048.503069", "ee": "https://doi.org/10.1145/503048.503069", "url": "https://dblp.org/rec/conf/fpga/McCrackenZ02"}, "url": "URL#5892221"}, {"@score": "1", "@id": "5892222", "info": {"authors": {"author": [{"@pid": "58/1166", "text": "Shawn Phillips"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip.", "venue": "FPGA", "pages": "165-173", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PhillipsH02", "doi": "10.1145/503048.503073", "ee": "https://doi.org/10.1145/503048.503073", "url": "https://dblp.org/rec/conf/fpga/PhillipsH02"}, "url": "URL#5892222"}, {"@score": "1", "@id": "5892223", "info": {"authors": {"author": [{"@pid": "70/5122", "text": "Ian Robertson"}, {"@pid": "27/1377-1", "text": "James Irvine 0001"}, {"@pid": "00/4803", "text": "Patrick Lysaght"}, {"@pid": "17/1389", "text": "David Robinson"}]}, "title": "Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series.", "venue": "FPGA", "pages": "127-135", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RobertsonILR02", "doi": "10.1145/503048.503068", "ee": "https://doi.org/10.1145/503048.503068", "url": "https://dblp.org/rec/conf/fpga/RobertsonILR02"}, "url": "URL#5892223"}, {"@score": "1", "@id": "5892224", "info": {"authors": {"author": [{"@pid": "s/HermanSchmit", "text": "Herman Schmit"}, {"@pid": "57/5163", "text": "Vikas Chandra"}]}, "title": "FPGA switch block layout and evaluation.", "venue": "FPGA", "pages": "11-18", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchmitC02", "doi": "10.1145/503048.503051", "ee": "https://doi.org/10.1145/503048.503051", "url": "https://dblp.org/rec/conf/fpga/SchmitC02"}, "url": "URL#5892224"}, {"@score": "1", "@id": "5892225", "info": {"authors": {"author": [{"@pid": "87/2784", "text": "Ryan N. Schneider"}, {"@pid": "78/3742", "text": "Laurence E. Turner"}, {"@pid": "o/MichalMOkoniewski", "text": "Michal M. Okoniewski"}]}, "title": "Application of FPGA technology to accelerate the finite-difference time-domain (FDTD) method.", "venue": "FPGA", "pages": "97-105", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchneiderTO02", "doi": "10.1145/503048.503063", "ee": "https://doi.org/10.1145/503048.503063", "url": "https://dblp.org/rec/conf/fpga/SchneiderTO02"}, "url": "URL#5892225"}, {"@score": "1", "@id": "5892226", "info": {"authors": {"author": [{"@pid": "39/2524", "text": "Barry Shackleford"}, {"@pid": "97/615", "text": "Motoo Tanaka"}, {"@pid": "02/1166", "text": "Richard J. Carter"}, {"@pid": "45/3092", "text": "Greg Snider"}]}, "title": "FPGA implementation of neighborhood-of-four cellular automata random number generators.", "venue": "FPGA", "pages": "106-112", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShacklefordTCS02", "doi": "10.1145/503048.503064", "ee": "https://doi.org/10.1145/503048.503064", "url": "https://dblp.org/rec/conf/fpga/ShacklefordTCS02"}, "url": "URL#5892226"}, {"@score": "1", "@id": "5892227", "info": {"authors": {"author": [{"@pid": "32/4492", "text": "Li Shang"}, {"@pid": "27/4406", "text": "Alireza Kaviani"}, {"@pid": "62/6797", "text": "Kusuma Bathala"}]}, "title": "Dynamic power consumption in Virtex[tm]-II FPGA family.", "venue": "FPGA", "pages": "157-164", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShangKB02", "doi": "10.1145/503048.503072", "ee": "https://doi.org/10.1145/503048.503072", "url": "https://dblp.org/rec/conf/fpga/ShangKB02"}, "url": "URL#5892227"}, {"@score": "1", "@id": "5892228", "info": {"authors": {"author": [{"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "Integrated retiming and placement for field programmable gate arrays.", "venue": "FPGA", "pages": "67-76", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghB02", "doi": "10.1145/503048.503059", "ee": "https://doi.org/10.1145/503048.503059", "url": "https://dblp.org/rec/conf/fpga/SinghB02"}, "url": "URL#5892228"}, {"@score": "1", "@id": "5892229", "info": {"authors": {"author": [{"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "Constrained clock shifting for field programmable gate arrays.", "venue": "FPGA", "pages": "121-126", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghB02a", "doi": "10.1145/503048.503067", "ee": "https://doi.org/10.1145/503048.503067", "url": "https://dblp.org/rec/conf/fpga/SinghB02a"}, "url": "URL#5892229"}, {"@score": "1", "@id": "5892230", "info": {"authors": {"author": [{"@pid": "39/4980-1", "text": "Amit Singh 0001"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Efficient circuit clustering for area and power reduction in FPGAs.", "venue": "FPGA", "pages": "59-66", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghM02", "doi": "10.1145/503048.503058", "ee": "https://doi.org/10.1145/503048.503058", "url": "https://dblp.org/rec/conf/fpga/SinghM02"}, "url": "URL#5892230"}, {"@score": "1", "@id": "5892231", "info": {"authors": {"author": {"@pid": "45/3092", "text": "Greg Snider"}}, "title": "Performance-constrained pipelining of software loops onto reconfigurable hardware.", "venue": "FPGA", "pages": "177-186", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Snider02", "doi": "10.1145/503048.503075", "ee": "https://doi.org/10.1145/503048.503075", "url": "https://dblp.org/rec/conf/fpga/Snider02"}, "url": "URL#5892231"}, {"@score": "1", "@id": "5892232", "info": {"authors": {"author": [{"@pid": "00/2535", "text": "Sriram Swaminathan"}, {"@pid": "23/2353", "text": "Russell Tessier"}, {"@pid": "77/910", "text": "Dennis Goeckel"}, {"@pid": "b/WaynePBurleson", "text": "Wayne P. Burleson"}]}, "title": "A dynamically reconfigurable adaptive viterbi decoder.", "venue": "FPGA", "pages": "227-236", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SwaminathanTGB02", "doi": "10.1145/503048.503081", "ee": "https://doi.org/10.1145/503048.503081", "url": "https://dblp.org/rec/conf/fpga/SwaminathanTGB02"}, "url": "URL#5892232"}, {"@score": "1", "@id": "5892233", "info": {"authors": {"author": [{"@pid": "80/6598", "text": "Andy Yan"}, {"@pid": "19/52", "text": "Rebecca Cheng"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques.", "venue": "FPGA", "pages": "147-156", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YanCW02", "doi": "10.1145/503048.503071", "ee": "https://doi.org/10.1145/503048.503071", "url": "https://dblp.org/rec/conf/fpga/YanCW02"}, "url": "URL#5892233"}, {"@score": "1", "@id": "5931765", "info": {"authors": {"author": [{"@pid": "s/MartineDFSchlag", "text": "Martine D. F. Schlag"}, {"@pid": "98/1488", "text": "Steve Trimberger"}]}, "title": "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2002, Monterey, CA, USA, February 24-26, 2002", "venue": "FPGA", "publisher": "ACM", "year": "2002", "type": "Editorship", "key": "conf/fpga/2002", "doi": "10.1145/503048", "ee": "https://doi.org/10.1145/503048", "url": "https://dblp.org/rec/conf/fpga/2002"}, "url": "URL#5931765"}]}}}