// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linear_activation (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_in_V_V_dout,
        data_in_V_V_empty_n,
        data_in_V_V_read,
        data_out_V_V_din,
        data_out_V_V_full_n,
        data_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_state7 = 7'd8;
parameter    ap_ST_fsm_pp1_stage0 = 7'd16;
parameter    ap_ST_fsm_pp1_stage1 = 7'd32;
parameter    ap_ST_fsm_state14 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_in_V_V_dout;
input   data_in_V_V_empty_n;
output   data_in_V_V_read;
output  [15:0] data_out_V_V_din;
input   data_out_V_V_full_n;
output   data_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_in_V_V_read;
reg data_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [9:0] L1_WEIGHTS_V_address0;
reg    L1_WEIGHTS_V_ce0;
wire   [1023:0] L1_WEIGHTS_V_q0;
wire   [5:0] L1_BIAS_V_address0;
reg    L1_BIAS_V_ce0;
wire   [15:0] L1_BIAS_V_q0;
reg    data_in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond2_reg_3494;
reg    data_out_V_V_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond_reg_4627;
reg   [0:0] ap_reg_pp1_iter2_exitcond_reg_4627;
reg   [79:0] acc_63_m_cr_V_reg_765;
reg   [79:0] acc_62_m_cr_V_reg_777;
reg   [79:0] acc_61_m_cr_V_reg_789;
reg   [79:0] acc_60_m_cr_V_reg_801;
reg   [79:0] acc_59_m_cr_V_reg_813;
reg   [79:0] acc_58_m_cr_V_reg_825;
reg   [79:0] acc_57_m_cr_V_reg_837;
reg   [79:0] acc_56_m_cr_V_reg_849;
reg   [79:0] acc_55_m_cr_V_reg_861;
reg   [79:0] acc_54_m_cr_V_reg_873;
reg   [79:0] acc_53_m_cr_V_reg_885;
reg   [79:0] acc_52_m_cr_V_reg_897;
reg   [79:0] acc_51_m_cr_V_reg_909;
reg   [79:0] acc_50_m_cr_V_reg_921;
reg   [79:0] acc_49_m_cr_V_reg_933;
reg   [79:0] acc_48_m_cr_V_reg_945;
reg   [79:0] acc_47_m_cr_V_reg_957;
reg   [79:0] acc_46_m_cr_V_reg_969;
reg   [79:0] acc_45_m_cr_V_reg_981;
reg   [79:0] acc_44_m_cr_V_reg_993;
reg   [79:0] acc_43_m_cr_V_reg_1005;
reg   [79:0] acc_42_m_cr_V_reg_1017;
reg   [79:0] acc_41_m_cr_V_reg_1029;
reg   [79:0] acc_40_m_cr_V_reg_1041;
reg   [79:0] acc_39_m_cr_V_reg_1053;
reg   [79:0] acc_38_m_cr_V_reg_1065;
reg   [79:0] acc_37_m_cr_V_reg_1077;
reg   [79:0] acc_36_m_cr_V_reg_1089;
reg   [79:0] acc_35_m_cr_V_reg_1101;
reg   [79:0] acc_34_m_cr_V_reg_1113;
reg   [79:0] acc_33_m_cr_V_reg_1125;
reg   [79:0] acc_32_m_cr_V_reg_1137;
reg   [79:0] acc_31_m_cr_V_reg_1149;
reg   [79:0] acc_30_m_cr_V_reg_1161;
reg   [79:0] acc_29_m_cr_V_reg_1173;
reg   [79:0] acc_28_m_cr_V_reg_1185;
reg   [79:0] acc_27_m_cr_V_reg_1197;
reg   [79:0] acc_26_m_cr_V_reg_1209;
reg   [79:0] acc_25_m_cr_V_reg_1221;
reg   [79:0] acc_24_m_cr_V_reg_1233;
reg   [79:0] acc_23_m_cr_V_reg_1245;
reg   [79:0] acc_22_m_cr_V_reg_1257;
reg   [79:0] acc_21_m_cr_V_reg_1269;
reg   [79:0] acc_20_m_cr_V_reg_1281;
reg   [79:0] acc_19_m_cr_V_reg_1293;
reg   [79:0] acc_18_m_cr_V_reg_1305;
reg   [79:0] acc_17_m_cr_V_reg_1317;
reg   [79:0] acc_16_m_cr_V_reg_1329;
reg   [79:0] acc_15_m_cr_V_reg_1341;
reg   [79:0] acc_14_m_cr_V_reg_1353;
reg   [79:0] acc_13_m_cr_V_reg_1365;
reg   [79:0] acc_12_m_cr_V_reg_1377;
reg   [79:0] acc_11_m_cr_V_reg_1389;
reg   [79:0] acc_10_m_cr_V_reg_1401;
reg   [79:0] acc_9_m_cr_V_reg_1413;
reg   [79:0] acc_8_m_cr_V_reg_1425;
reg   [79:0] acc_7_m_cr_V_reg_1437;
reg   [79:0] acc_6_m_cr_V_reg_1449;
reg   [79:0] acc_5_m_cr_V_reg_1461;
reg   [79:0] acc_4_m_cr_V_reg_1473;
reg   [79:0] acc_3_m_cr_V_reg_1485;
reg   [79:0] acc_2_m_cr_V_reg_1497;
reg   [79:0] acc_1_m_cr_V_reg_1509;
reg   [79:0] acc_0_m_cr_V_reg_1521;
reg   [9:0] ii_reg_1533;
reg   [6:0] ires_reg_1544;
wire   [79:0] grp_multiply_accumulate_fu_1561_ap_return;
reg   [79:0] reg_1850;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond2_reg_3494;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state9_pp1_stage1_iter0;
wire    ap_block_state11_pp1_stage1_iter1;
reg    ap_block_state13_pp1_stage1_iter2;
reg    ap_block_pp1_stage1_11001;
wire   [0:0] exitcond2_fu_1856_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] ii_2_fu_1862_p2;
reg   [9:0] ii_2_reg_3498;
reg   [15:0] tmp_V_2_reg_3508;
wire   [15:0] tmp_68_fu_1873_p1;
reg   [15:0] tmp_68_reg_3544;
reg   [15:0] tmp_7_reg_3549;
reg   [15:0] tmp_8_reg_3554;
reg   [15:0] tmp_9_reg_3559;
reg   [15:0] tmp_s_reg_3564;
reg   [15:0] tmp_1_reg_3569;
reg   [15:0] tmp_2_reg_3574;
reg   [15:0] tmp_10_reg_3579;
reg   [15:0] tmp_11_reg_3584;
reg   [15:0] tmp_12_reg_3589;
reg   [15:0] tmp_13_reg_3594;
reg   [15:0] tmp_14_reg_3599;
reg   [15:0] tmp_15_reg_3604;
reg   [15:0] tmp_16_reg_3609;
reg   [15:0] tmp_17_reg_3614;
reg   [15:0] tmp_18_reg_3619;
reg   [15:0] tmp_19_reg_3624;
reg   [15:0] tmp_20_reg_3629;
reg   [15:0] tmp_21_reg_3634;
reg   [15:0] tmp_22_reg_3639;
reg   [15:0] tmp_23_reg_3644;
reg   [15:0] tmp_24_reg_3649;
reg   [15:0] tmp_25_reg_3654;
reg   [15:0] tmp_26_reg_3659;
reg   [15:0] tmp_27_reg_3664;
reg   [15:0] tmp_28_reg_3669;
reg   [15:0] tmp_29_reg_3674;
reg   [15:0] tmp_30_reg_3679;
reg   [15:0] tmp_31_reg_3684;
reg   [15:0] tmp_32_reg_3689;
reg   [15:0] tmp_33_reg_3694;
reg   [15:0] tmp_34_reg_3699;
reg   [15:0] tmp_35_reg_3704;
reg   [15:0] tmp_36_reg_3709;
reg   [15:0] tmp_37_reg_3714;
reg   [15:0] tmp_38_reg_3719;
reg   [15:0] tmp_39_reg_3724;
reg   [15:0] tmp_40_reg_3729;
reg   [15:0] tmp_41_reg_3734;
reg   [15:0] tmp_42_reg_3739;
reg   [15:0] tmp_43_reg_3744;
reg   [15:0] tmp_44_reg_3749;
reg   [15:0] tmp_45_reg_3754;
reg   [15:0] tmp_46_reg_3759;
reg   [15:0] tmp_47_reg_3764;
reg   [15:0] tmp_48_reg_3769;
reg   [15:0] tmp_49_reg_3774;
reg   [15:0] tmp_50_reg_3779;
reg   [15:0] tmp_51_reg_3784;
reg   [15:0] tmp_52_reg_3789;
reg   [15:0] tmp_53_reg_3794;
reg   [15:0] tmp_54_reg_3799;
reg   [15:0] tmp_55_reg_3804;
reg   [15:0] tmp_56_reg_3809;
reg   [15:0] tmp_57_reg_3814;
reg   [15:0] tmp_58_reg_3819;
reg   [15:0] tmp_59_reg_3824;
reg   [15:0] tmp_60_reg_3829;
reg   [15:0] tmp_61_reg_3834;
reg   [15:0] tmp_62_reg_3839;
reg   [15:0] tmp_63_reg_3844;
reg   [15:0] tmp_64_reg_3849;
reg   [15:0] tmp_65_reg_3854;
reg   [15:0] tmp_66_reg_3859;
wire   [79:0] grp_multiply_accumulate_fu_1569_ap_return;
reg   [79:0] acc_1_m_cr_V_1_reg_3864;
wire   [79:0] grp_multiply_accumulate_fu_1577_ap_return;
reg   [79:0] acc_2_m_cr_V_1_reg_3869;
wire   [79:0] grp_multiply_accumulate_fu_1585_ap_return;
reg   [79:0] acc_3_m_cr_V_1_reg_3874;
wire   [79:0] grp_multiply_accumulate_fu_1593_ap_return;
reg   [79:0] acc_4_m_cr_V_1_reg_3879;
wire   [79:0] grp_multiply_accumulate_fu_1601_ap_return;
reg   [79:0] acc_5_m_cr_V_1_reg_3884;
wire   [79:0] grp_multiply_accumulate_fu_1609_ap_return;
reg   [79:0] acc_6_m_cr_V_1_reg_3889;
wire   [79:0] grp_multiply_accumulate_fu_1617_ap_return;
reg   [79:0] acc_7_m_cr_V_1_reg_3894;
wire   [79:0] grp_multiply_accumulate_fu_1625_ap_return;
reg   [79:0] acc_8_m_cr_V_1_reg_3899;
wire   [79:0] grp_multiply_accumulate_fu_1633_ap_return;
reg   [79:0] acc_9_m_cr_V_1_reg_3904;
wire   [79:0] grp_multiply_accumulate_fu_1641_ap_return;
reg   [79:0] acc_10_m_cr_V_1_reg_3909;
wire   [79:0] grp_multiply_accumulate_fu_1649_ap_return;
reg   [79:0] acc_11_m_cr_V_1_reg_3914;
wire   [79:0] grp_multiply_accumulate_fu_1657_ap_return;
reg   [79:0] acc_12_m_cr_V_1_reg_3919;
wire   [79:0] grp_multiply_accumulate_fu_1665_ap_return;
reg   [79:0] acc_13_m_cr_V_1_reg_3924;
wire   [79:0] grp_multiply_accumulate_fu_1673_ap_return;
reg   [79:0] acc_14_m_cr_V_1_reg_3929;
wire   [79:0] grp_multiply_accumulate_fu_1681_ap_return;
reg   [79:0] acc_15_m_cr_V_1_reg_3934;
wire   [79:0] grp_multiply_accumulate_fu_1689_ap_return;
reg   [79:0] acc_16_m_cr_V_1_reg_3939;
wire   [79:0] grp_multiply_accumulate_fu_1697_ap_return;
reg   [79:0] acc_17_m_cr_V_1_reg_3944;
wire   [79:0] grp_multiply_accumulate_fu_1705_ap_return;
reg   [79:0] acc_18_m_cr_V_1_reg_3949;
wire   [79:0] grp_multiply_accumulate_fu_1713_ap_return;
reg   [79:0] acc_19_m_cr_V_1_reg_3954;
wire   [79:0] grp_multiply_accumulate_fu_1721_ap_return;
reg   [79:0] acc_20_m_cr_V_1_reg_3959;
wire   [79:0] grp_multiply_accumulate_fu_1729_ap_return;
reg   [79:0] acc_21_m_cr_V_1_reg_3964;
wire   [79:0] grp_multiply_accumulate_fu_1737_ap_return;
reg   [79:0] acc_22_m_cr_V_1_reg_3969;
wire   [79:0] grp_multiply_accumulate_fu_1745_ap_return;
reg   [79:0] acc_23_m_cr_V_1_reg_3974;
wire   [79:0] grp_multiply_accumulate_fu_1753_ap_return;
reg   [79:0] acc_24_m_cr_V_1_reg_3979;
wire   [79:0] grp_multiply_accumulate_fu_1761_ap_return;
reg   [79:0] acc_25_m_cr_V_1_reg_3984;
wire   [79:0] grp_multiply_accumulate_fu_1769_ap_return;
reg   [79:0] acc_26_m_cr_V_1_reg_3989;
wire   [79:0] grp_multiply_accumulate_fu_1777_ap_return;
reg   [79:0] acc_27_m_cr_V_1_reg_3994;
wire   [79:0] grp_multiply_accumulate_fu_1785_ap_return;
reg   [79:0] acc_28_m_cr_V_1_reg_3999;
wire   [79:0] grp_multiply_accumulate_fu_1793_ap_return;
reg   [79:0] acc_29_m_cr_V_1_reg_4004;
wire   [79:0] grp_multiply_accumulate_fu_1801_ap_return;
reg   [79:0] acc_30_m_cr_V_1_reg_4009;
wire   [79:0] grp_multiply_accumulate_fu_1809_ap_return;
reg   [79:0] acc_31_m_cr_V_1_reg_4014;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] exitcond_fu_2827_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state8_pp1_stage0_iter0;
wire    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_state12_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] ap_reg_pp1_iter1_exitcond_reg_4627;
wire   [6:0] ires_1_fu_2833_p2;
reg   [6:0] ires_1_reg_4631;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] tmp_69_fu_2844_p1;
reg   [5:0] tmp_69_reg_4636;
reg   [5:0] ap_reg_pp1_iter1_tmp_69_reg_4636;
reg   [15:0] L1_BIAS_V_load_reg_4646;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_state7;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg    ap_block_pp1_stage1_subdone;
wire   [15:0] grp_get_result_fu_1555_ap_return;
reg    grp_get_result_fu_1555_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1561_in1_V;
reg   [15:0] grp_multiply_accumulate_fu_1561_in2_V;
reg    grp_multiply_accumulate_fu_1561_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1569_in2_V;
reg    grp_multiply_accumulate_fu_1569_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1577_in2_V;
reg    grp_multiply_accumulate_fu_1577_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1585_in2_V;
reg    grp_multiply_accumulate_fu_1585_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1593_in2_V;
reg    grp_multiply_accumulate_fu_1593_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1601_in2_V;
reg    grp_multiply_accumulate_fu_1601_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1609_in2_V;
reg    grp_multiply_accumulate_fu_1609_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1617_in2_V;
reg    grp_multiply_accumulate_fu_1617_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1625_in2_V;
reg    grp_multiply_accumulate_fu_1625_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1633_in2_V;
reg    grp_multiply_accumulate_fu_1633_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1641_in2_V;
reg    grp_multiply_accumulate_fu_1641_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1649_in2_V;
reg    grp_multiply_accumulate_fu_1649_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1657_in2_V;
reg    grp_multiply_accumulate_fu_1657_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1665_in2_V;
reg    grp_multiply_accumulate_fu_1665_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1673_in2_V;
reg    grp_multiply_accumulate_fu_1673_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1681_in2_V;
reg    grp_multiply_accumulate_fu_1681_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1689_in2_V;
reg    grp_multiply_accumulate_fu_1689_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1697_in2_V;
reg    grp_multiply_accumulate_fu_1697_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1705_in2_V;
reg    grp_multiply_accumulate_fu_1705_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1713_in2_V;
reg    grp_multiply_accumulate_fu_1713_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1721_in2_V;
reg    grp_multiply_accumulate_fu_1721_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1729_in2_V;
reg    grp_multiply_accumulate_fu_1729_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1737_in2_V;
reg    grp_multiply_accumulate_fu_1737_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1745_in2_V;
reg    grp_multiply_accumulate_fu_1745_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1753_in2_V;
reg    grp_multiply_accumulate_fu_1753_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1761_in2_V;
reg    grp_multiply_accumulate_fu_1761_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1769_in2_V;
reg    grp_multiply_accumulate_fu_1769_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1777_in2_V;
reg    grp_multiply_accumulate_fu_1777_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1785_in2_V;
reg    grp_multiply_accumulate_fu_1785_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1793_in2_V;
reg    grp_multiply_accumulate_fu_1793_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1801_in2_V;
reg    grp_multiply_accumulate_fu_1801_ap_ce;
reg   [79:0] grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
reg   [15:0] grp_multiply_accumulate_fu_1809_in2_V;
reg    grp_multiply_accumulate_fu_1809_ap_ce;
reg   [79:0] ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4;
wire    ap_block_pp0_stage0;
reg   [79:0] ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4;
reg   [79:0] ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4;
reg   [79:0] ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4;
reg   [79:0] ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4;
reg   [79:0] ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4;
reg   [79:0] ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4;
reg   [79:0] ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4;
reg   [79:0] ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4;
reg   [79:0] ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4;
reg   [79:0] ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4;
reg   [79:0] ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4;
reg   [79:0] ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4;
reg   [79:0] ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4;
reg   [79:0] ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4;
reg   [79:0] ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4;
reg   [79:0] ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4;
reg   [79:0] ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4;
reg   [79:0] ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4;
reg   [79:0] ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4;
reg   [79:0] ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4;
reg   [79:0] ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4;
reg   [79:0] ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4;
reg   [79:0] ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4;
reg   [79:0] ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4;
reg   [79:0] ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4;
reg   [79:0] ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4;
reg   [79:0] ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4;
reg   [79:0] ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4;
reg   [79:0] ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4;
reg   [79:0] ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4;
reg   [79:0] ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4;
reg   [9:0] ap_phi_mux_ii_phi_fu_1537_p4;
reg   [6:0] ap_phi_mux_ires_phi_fu_1548_p4;
wire    ap_block_pp1_stage0;
wire   [79:0] tmp_fu_3040_p66;
wire   [63:0] tmp_4_fu_1868_p1;
wire   [63:0] tmp_5_fu_2839_p1;
reg    ap_block_pp1_stage1_01001;
reg   [79:0] acc_63_m_cr_V_2_fu_472;
reg   [79:0] acc_63_m_cr_V_3_fu_476;
reg   [79:0] acc_63_m_cr_V_4_fu_480;
reg   [79:0] acc_63_m_cr_V_5_fu_484;
reg   [79:0] acc_63_m_cr_V_6_fu_488;
reg   [79:0] acc_63_m_cr_V_7_fu_492;
reg   [79:0] acc_63_m_cr_V_8_fu_496;
reg   [79:0] acc_63_m_cr_V_9_fu_500;
reg   [79:0] acc_63_m_cr_V_10_fu_504;
reg   [79:0] acc_63_m_cr_V_11_fu_508;
reg   [79:0] acc_63_m_cr_V_12_fu_512;
reg   [79:0] acc_63_m_cr_V_13_fu_516;
reg   [79:0] acc_63_m_cr_V_14_fu_520;
reg   [79:0] acc_63_m_cr_V_15_fu_524;
reg   [79:0] acc_63_m_cr_V_16_fu_528;
reg   [79:0] acc_63_m_cr_V_17_fu_532;
reg   [79:0] acc_63_m_cr_V_18_fu_536;
reg   [79:0] acc_63_m_cr_V_19_fu_540;
reg   [79:0] acc_63_m_cr_V_20_fu_544;
reg   [79:0] acc_63_m_cr_V_21_fu_548;
reg   [79:0] acc_63_m_cr_V_22_fu_552;
reg   [79:0] acc_63_m_cr_V_23_fu_556;
reg   [79:0] acc_63_m_cr_V_24_fu_560;
reg   [79:0] acc_63_m_cr_V_25_fu_564;
reg   [79:0] acc_63_m_cr_V_26_fu_568;
reg   [79:0] acc_63_m_cr_V_27_fu_572;
reg   [79:0] acc_63_m_cr_V_28_fu_576;
reg   [79:0] acc_63_m_cr_V_29_fu_580;
reg   [79:0] acc_63_m_cr_V_30_fu_584;
reg   [79:0] acc_63_m_cr_V_31_fu_588;
reg   [79:0] acc_63_m_cr_V_32_fu_592;
reg   [79:0] acc_63_m_cr_V_33_fu_596;
reg   [79:0] acc_63_m_cr_V_34_fu_600;
reg   [79:0] acc_63_m_cr_V_35_fu_604;
reg   [79:0] acc_63_m_cr_V_36_fu_608;
reg   [79:0] acc_63_m_cr_V_37_fu_612;
reg   [79:0] acc_63_m_cr_V_38_fu_616;
reg   [79:0] acc_63_m_cr_V_39_fu_620;
reg   [79:0] acc_63_m_cr_V_40_fu_624;
reg   [79:0] acc_63_m_cr_V_41_fu_628;
reg   [79:0] acc_63_m_cr_V_42_fu_632;
reg   [79:0] acc_63_m_cr_V_43_fu_636;
reg   [79:0] acc_63_m_cr_V_44_fu_640;
reg   [79:0] acc_63_m_cr_V_45_fu_644;
reg   [79:0] acc_63_m_cr_V_46_fu_648;
reg   [79:0] acc_63_m_cr_V_47_fu_652;
reg   [79:0] acc_63_m_cr_V_48_fu_656;
reg   [79:0] acc_63_m_cr_V_49_fu_660;
reg   [79:0] acc_63_m_cr_V_50_fu_664;
reg   [79:0] acc_63_m_cr_V_51_fu_668;
reg   [79:0] acc_63_m_cr_V_52_fu_672;
reg   [79:0] acc_63_m_cr_V_53_fu_676;
reg   [79:0] acc_63_m_cr_V_54_fu_680;
reg   [79:0] acc_63_m_cr_V_55_fu_684;
reg   [79:0] acc_63_m_cr_V_56_fu_688;
reg   [79:0] acc_63_m_cr_V_57_fu_692;
reg   [79:0] acc_63_m_cr_V_58_fu_696;
reg   [79:0] acc_63_m_cr_V_59_fu_700;
reg   [79:0] acc_63_m_cr_V_60_fu_704;
reg   [79:0] acc_63_m_cr_V_61_fu_708;
reg   [79:0] acc_63_m_cr_V_62_fu_712;
reg   [79:0] acc_63_m_cr_V_63_fu_716;
reg   [79:0] acc_63_m_cr_V_64_fu_720;
reg   [79:0] acc_63_m_cr_V_65_fu_724;
wire    ap_CS_fsm_state14;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_1845;
reg    ap_condition_1849;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
end

linear_activationcud #(
    .DataWidth( 1024 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
L1_WEIGHTS_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L1_WEIGHTS_V_address0),
    .ce0(L1_WEIGHTS_V_ce0),
    .q0(L1_WEIGHTS_V_q0)
);

linear_activationdEe #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
L1_BIAS_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L1_BIAS_V_address0),
    .ce0(L1_BIAS_V_ce0),
    .q0(L1_BIAS_V_q0)
);

get_result grp_get_result_fu_1555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(reg_1850),
    .ap_return(grp_get_result_fu_1555_ap_return),
    .ap_ce(grp_get_result_fu_1555_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1561(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(grp_multiply_accumulate_fu_1561_in1_V),
    .in2_V(grp_multiply_accumulate_fu_1561_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1561_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1561_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1569(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1569_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1569_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1569_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1577(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1577_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1577_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1577_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1585(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1585_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1585_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1585_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1593(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1593_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1593_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1593_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1601(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1601_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1601_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1601_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1609(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1609_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1609_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1609_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1617(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1617_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1617_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1617_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1625(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1625_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1625_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1625_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1633(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1633_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1633_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1633_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1641(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1641_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1641_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1641_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1649(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1649_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1649_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1649_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1657(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1657_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1657_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1657_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1665(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1665_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1665_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1665_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1673(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1673_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1673_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1673_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1681(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1681_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1681_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1681_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1689(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1689_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1689_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1689_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1697(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1697_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1697_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1697_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1705(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1705_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1705_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1705_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1713(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1713_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1713_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1713_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1721(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1721_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1721_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1721_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1729(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1729_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1729_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1729_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1737(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1737_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1737_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1737_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1745(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1745_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1745_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1745_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1753(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1753_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1753_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1753_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1761(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1761_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1761_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1761_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1769(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1769_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1769_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1769_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1777(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1777_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1777_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1777_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1785(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1785_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1785_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1785_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1793(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1793_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1793_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1793_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1801(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1801_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1801_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1801_ap_ce)
);

multiply_accumulate grp_multiply_accumulate_fu_1809(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read(grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read),
    .in1_V(tmp_V_2_reg_3508),
    .in2_V(grp_multiply_accumulate_fu_1809_in2_V),
    .ap_return(grp_multiply_accumulate_fu_1809_ap_return),
    .ap_ce(grp_multiply_accumulate_fu_1809_ap_ce)
);

mnist_edp_mux_646eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 80 ),
    .din1_WIDTH( 80 ),
    .din2_WIDTH( 80 ),
    .din3_WIDTH( 80 ),
    .din4_WIDTH( 80 ),
    .din5_WIDTH( 80 ),
    .din6_WIDTH( 80 ),
    .din7_WIDTH( 80 ),
    .din8_WIDTH( 80 ),
    .din9_WIDTH( 80 ),
    .din10_WIDTH( 80 ),
    .din11_WIDTH( 80 ),
    .din12_WIDTH( 80 ),
    .din13_WIDTH( 80 ),
    .din14_WIDTH( 80 ),
    .din15_WIDTH( 80 ),
    .din16_WIDTH( 80 ),
    .din17_WIDTH( 80 ),
    .din18_WIDTH( 80 ),
    .din19_WIDTH( 80 ),
    .din20_WIDTH( 80 ),
    .din21_WIDTH( 80 ),
    .din22_WIDTH( 80 ),
    .din23_WIDTH( 80 ),
    .din24_WIDTH( 80 ),
    .din25_WIDTH( 80 ),
    .din26_WIDTH( 80 ),
    .din27_WIDTH( 80 ),
    .din28_WIDTH( 80 ),
    .din29_WIDTH( 80 ),
    .din30_WIDTH( 80 ),
    .din31_WIDTH( 80 ),
    .din32_WIDTH( 80 ),
    .din33_WIDTH( 80 ),
    .din34_WIDTH( 80 ),
    .din35_WIDTH( 80 ),
    .din36_WIDTH( 80 ),
    .din37_WIDTH( 80 ),
    .din38_WIDTH( 80 ),
    .din39_WIDTH( 80 ),
    .din40_WIDTH( 80 ),
    .din41_WIDTH( 80 ),
    .din42_WIDTH( 80 ),
    .din43_WIDTH( 80 ),
    .din44_WIDTH( 80 ),
    .din45_WIDTH( 80 ),
    .din46_WIDTH( 80 ),
    .din47_WIDTH( 80 ),
    .din48_WIDTH( 80 ),
    .din49_WIDTH( 80 ),
    .din50_WIDTH( 80 ),
    .din51_WIDTH( 80 ),
    .din52_WIDTH( 80 ),
    .din53_WIDTH( 80 ),
    .din54_WIDTH( 80 ),
    .din55_WIDTH( 80 ),
    .din56_WIDTH( 80 ),
    .din57_WIDTH( 80 ),
    .din58_WIDTH( 80 ),
    .din59_WIDTH( 80 ),
    .din60_WIDTH( 80 ),
    .din61_WIDTH( 80 ),
    .din62_WIDTH( 80 ),
    .din63_WIDTH( 80 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 80 ))
mnist_edp_mux_646eOg_U15(
    .din0(acc_63_m_cr_V_2_fu_472),
    .din1(acc_63_m_cr_V_3_fu_476),
    .din2(acc_63_m_cr_V_4_fu_480),
    .din3(acc_63_m_cr_V_5_fu_484),
    .din4(acc_63_m_cr_V_6_fu_488),
    .din5(acc_63_m_cr_V_7_fu_492),
    .din6(acc_63_m_cr_V_8_fu_496),
    .din7(acc_63_m_cr_V_9_fu_500),
    .din8(acc_63_m_cr_V_10_fu_504),
    .din9(acc_63_m_cr_V_11_fu_508),
    .din10(acc_63_m_cr_V_12_fu_512),
    .din11(acc_63_m_cr_V_13_fu_516),
    .din12(acc_63_m_cr_V_14_fu_520),
    .din13(acc_63_m_cr_V_15_fu_524),
    .din14(acc_63_m_cr_V_16_fu_528),
    .din15(acc_63_m_cr_V_17_fu_532),
    .din16(acc_63_m_cr_V_18_fu_536),
    .din17(acc_63_m_cr_V_19_fu_540),
    .din18(acc_63_m_cr_V_20_fu_544),
    .din19(acc_63_m_cr_V_21_fu_548),
    .din20(acc_63_m_cr_V_22_fu_552),
    .din21(acc_63_m_cr_V_23_fu_556),
    .din22(acc_63_m_cr_V_24_fu_560),
    .din23(acc_63_m_cr_V_25_fu_564),
    .din24(acc_63_m_cr_V_26_fu_568),
    .din25(acc_63_m_cr_V_27_fu_572),
    .din26(acc_63_m_cr_V_28_fu_576),
    .din27(acc_63_m_cr_V_29_fu_580),
    .din28(acc_63_m_cr_V_30_fu_584),
    .din29(acc_63_m_cr_V_31_fu_588),
    .din30(acc_63_m_cr_V_32_fu_592),
    .din31(acc_63_m_cr_V_33_fu_596),
    .din32(acc_63_m_cr_V_34_fu_600),
    .din33(acc_63_m_cr_V_35_fu_604),
    .din34(acc_63_m_cr_V_36_fu_608),
    .din35(acc_63_m_cr_V_37_fu_612),
    .din36(acc_63_m_cr_V_38_fu_616),
    .din37(acc_63_m_cr_V_39_fu_620),
    .din38(acc_63_m_cr_V_40_fu_624),
    .din39(acc_63_m_cr_V_41_fu_628),
    .din40(acc_63_m_cr_V_42_fu_632),
    .din41(acc_63_m_cr_V_43_fu_636),
    .din42(acc_63_m_cr_V_44_fu_640),
    .din43(acc_63_m_cr_V_45_fu_644),
    .din44(acc_63_m_cr_V_46_fu_648),
    .din45(acc_63_m_cr_V_47_fu_652),
    .din46(acc_63_m_cr_V_48_fu_656),
    .din47(acc_63_m_cr_V_49_fu_660),
    .din48(acc_63_m_cr_V_50_fu_664),
    .din49(acc_63_m_cr_V_51_fu_668),
    .din50(acc_63_m_cr_V_52_fu_672),
    .din51(acc_63_m_cr_V_53_fu_676),
    .din52(acc_63_m_cr_V_54_fu_680),
    .din53(acc_63_m_cr_V_55_fu_684),
    .din54(acc_63_m_cr_V_56_fu_688),
    .din55(acc_63_m_cr_V_57_fu_692),
    .din56(acc_63_m_cr_V_58_fu_696),
    .din57(acc_63_m_cr_V_59_fu_700),
    .din58(acc_63_m_cr_V_60_fu_704),
    .din59(acc_63_m_cr_V_61_fu_708),
    .din60(acc_63_m_cr_V_62_fu_712),
    .din61(acc_63_m_cr_V_63_fu_716),
    .din62(acc_63_m_cr_V_64_fu_720),
    .din63(acc_63_m_cr_V_65_fu_724),
    .din64(tmp_69_reg_4636),
    .dout(tmp_fu_3040_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state8)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_0_m_cr_V_reg_1521 <= reg_1850;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_0_m_cr_V_reg_1521 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_10_m_cr_V_reg_1401 <= acc_10_m_cr_V_1_reg_3909;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_10_m_cr_V_reg_1401 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_11_m_cr_V_reg_1389 <= acc_11_m_cr_V_1_reg_3914;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_11_m_cr_V_reg_1389 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_12_m_cr_V_reg_1377 <= acc_12_m_cr_V_1_reg_3919;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_12_m_cr_V_reg_1377 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_13_m_cr_V_reg_1365 <= acc_13_m_cr_V_1_reg_3924;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_13_m_cr_V_reg_1365 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_14_m_cr_V_reg_1353 <= acc_14_m_cr_V_1_reg_3929;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_14_m_cr_V_reg_1353 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_15_m_cr_V_reg_1341 <= acc_15_m_cr_V_1_reg_3934;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_15_m_cr_V_reg_1341 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_16_m_cr_V_reg_1329 <= acc_16_m_cr_V_1_reg_3939;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_16_m_cr_V_reg_1329 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_17_m_cr_V_reg_1317 <= acc_17_m_cr_V_1_reg_3944;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_17_m_cr_V_reg_1317 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_18_m_cr_V_reg_1305 <= acc_18_m_cr_V_1_reg_3949;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_18_m_cr_V_reg_1305 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_19_m_cr_V_reg_1293 <= acc_19_m_cr_V_1_reg_3954;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_19_m_cr_V_reg_1293 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_1_m_cr_V_reg_1509 <= acc_1_m_cr_V_1_reg_3864;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_1_m_cr_V_reg_1509 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_20_m_cr_V_reg_1281 <= acc_20_m_cr_V_1_reg_3959;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_20_m_cr_V_reg_1281 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_21_m_cr_V_reg_1269 <= acc_21_m_cr_V_1_reg_3964;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_21_m_cr_V_reg_1269 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_22_m_cr_V_reg_1257 <= acc_22_m_cr_V_1_reg_3969;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_22_m_cr_V_reg_1257 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_23_m_cr_V_reg_1245 <= acc_23_m_cr_V_1_reg_3974;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_23_m_cr_V_reg_1245 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_24_m_cr_V_reg_1233 <= acc_24_m_cr_V_1_reg_3979;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_24_m_cr_V_reg_1233 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_25_m_cr_V_reg_1221 <= acc_25_m_cr_V_1_reg_3984;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_25_m_cr_V_reg_1221 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_26_m_cr_V_reg_1209 <= acc_26_m_cr_V_1_reg_3989;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_26_m_cr_V_reg_1209 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_27_m_cr_V_reg_1197 <= acc_27_m_cr_V_1_reg_3994;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_27_m_cr_V_reg_1197 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_28_m_cr_V_reg_1185 <= acc_28_m_cr_V_1_reg_3999;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_28_m_cr_V_reg_1185 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_29_m_cr_V_reg_1173 <= acc_29_m_cr_V_1_reg_4004;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_29_m_cr_V_reg_1173 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_2_m_cr_V_reg_1497 <= acc_2_m_cr_V_1_reg_3869;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_2_m_cr_V_reg_1497 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_30_m_cr_V_reg_1161 <= acc_30_m_cr_V_1_reg_4009;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_30_m_cr_V_reg_1161 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_31_m_cr_V_reg_1149 <= acc_31_m_cr_V_1_reg_4014;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_31_m_cr_V_reg_1149 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_32_m_cr_V_reg_1137 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_32_m_cr_V_reg_1137 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_33_m_cr_V_reg_1125 <= grp_multiply_accumulate_fu_1569_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_33_m_cr_V_reg_1125 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_34_m_cr_V_reg_1113 <= grp_multiply_accumulate_fu_1577_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_34_m_cr_V_reg_1113 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_35_m_cr_V_reg_1101 <= grp_multiply_accumulate_fu_1585_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_35_m_cr_V_reg_1101 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_36_m_cr_V_reg_1089 <= grp_multiply_accumulate_fu_1593_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_36_m_cr_V_reg_1089 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_37_m_cr_V_reg_1077 <= grp_multiply_accumulate_fu_1601_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_37_m_cr_V_reg_1077 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_38_m_cr_V_reg_1065 <= grp_multiply_accumulate_fu_1609_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_38_m_cr_V_reg_1065 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_39_m_cr_V_reg_1053 <= grp_multiply_accumulate_fu_1617_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_39_m_cr_V_reg_1053 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_3_m_cr_V_reg_1485 <= acc_3_m_cr_V_1_reg_3874;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_3_m_cr_V_reg_1485 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_40_m_cr_V_reg_1041 <= grp_multiply_accumulate_fu_1625_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_40_m_cr_V_reg_1041 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_41_m_cr_V_reg_1029 <= grp_multiply_accumulate_fu_1633_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_41_m_cr_V_reg_1029 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_42_m_cr_V_reg_1017 <= grp_multiply_accumulate_fu_1641_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_42_m_cr_V_reg_1017 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_43_m_cr_V_reg_1005 <= grp_multiply_accumulate_fu_1649_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_43_m_cr_V_reg_1005 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_44_m_cr_V_reg_993 <= grp_multiply_accumulate_fu_1657_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_44_m_cr_V_reg_993 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_45_m_cr_V_reg_981 <= grp_multiply_accumulate_fu_1665_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_45_m_cr_V_reg_981 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_46_m_cr_V_reg_969 <= grp_multiply_accumulate_fu_1673_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_46_m_cr_V_reg_969 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_47_m_cr_V_reg_957 <= grp_multiply_accumulate_fu_1681_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_47_m_cr_V_reg_957 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_48_m_cr_V_reg_945 <= grp_multiply_accumulate_fu_1689_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_48_m_cr_V_reg_945 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_49_m_cr_V_reg_933 <= grp_multiply_accumulate_fu_1697_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_49_m_cr_V_reg_933 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_4_m_cr_V_reg_1473 <= acc_4_m_cr_V_1_reg_3879;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_4_m_cr_V_reg_1473 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_50_m_cr_V_reg_921 <= grp_multiply_accumulate_fu_1705_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_50_m_cr_V_reg_921 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_51_m_cr_V_reg_909 <= grp_multiply_accumulate_fu_1713_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_51_m_cr_V_reg_909 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_52_m_cr_V_reg_897 <= grp_multiply_accumulate_fu_1721_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_52_m_cr_V_reg_897 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_53_m_cr_V_reg_885 <= grp_multiply_accumulate_fu_1729_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_53_m_cr_V_reg_885 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_54_m_cr_V_reg_873 <= grp_multiply_accumulate_fu_1737_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_54_m_cr_V_reg_873 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_55_m_cr_V_reg_861 <= grp_multiply_accumulate_fu_1745_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_55_m_cr_V_reg_861 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_56_m_cr_V_reg_849 <= grp_multiply_accumulate_fu_1753_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_56_m_cr_V_reg_849 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_57_m_cr_V_reg_837 <= grp_multiply_accumulate_fu_1761_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_57_m_cr_V_reg_837 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_58_m_cr_V_reg_825 <= grp_multiply_accumulate_fu_1769_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_58_m_cr_V_reg_825 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_59_m_cr_V_reg_813 <= grp_multiply_accumulate_fu_1777_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_59_m_cr_V_reg_813 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_5_m_cr_V_reg_1461 <= acc_5_m_cr_V_1_reg_3884;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_5_m_cr_V_reg_1461 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_60_m_cr_V_reg_801 <= grp_multiply_accumulate_fu_1785_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_60_m_cr_V_reg_801 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_61_m_cr_V_reg_789 <= grp_multiply_accumulate_fu_1793_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_61_m_cr_V_reg_789 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_62_m_cr_V_reg_777 <= grp_multiply_accumulate_fu_1801_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_62_m_cr_V_reg_777 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd8) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_10_fu_504 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_10_fu_504 <= acc_8_m_cr_V_reg_1425;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd9) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_11_fu_508 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_11_fu_508 <= acc_9_m_cr_V_reg_1413;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd10) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_12_fu_512 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_12_fu_512 <= acc_10_m_cr_V_reg_1401;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd11) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_13_fu_516 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_13_fu_516 <= acc_11_m_cr_V_reg_1389;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd12) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_14_fu_520 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_14_fu_520 <= acc_12_m_cr_V_reg_1377;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd13) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_15_fu_524 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_15_fu_524 <= acc_13_m_cr_V_reg_1365;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd14) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_16_fu_528 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_16_fu_528 <= acc_14_m_cr_V_reg_1353;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd15) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_17_fu_532 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_17_fu_532 <= acc_15_m_cr_V_reg_1341;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd16) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_18_fu_536 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_18_fu_536 <= acc_16_m_cr_V_reg_1329;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd17) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_19_fu_540 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_19_fu_540 <= acc_17_m_cr_V_reg_1317;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd18) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_20_fu_544 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_20_fu_544 <= acc_18_m_cr_V_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd19) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_21_fu_548 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_21_fu_548 <= acc_19_m_cr_V_reg_1293;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd20) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_22_fu_552 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_22_fu_552 <= acc_20_m_cr_V_reg_1281;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd21) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_23_fu_556 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_23_fu_556 <= acc_21_m_cr_V_reg_1269;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd22) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_24_fu_560 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_24_fu_560 <= acc_22_m_cr_V_reg_1257;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd23) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_25_fu_564 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_25_fu_564 <= acc_23_m_cr_V_reg_1245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd24) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_26_fu_568 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_26_fu_568 <= acc_24_m_cr_V_reg_1233;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd25) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_27_fu_572 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_27_fu_572 <= acc_25_m_cr_V_reg_1221;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd26) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_28_fu_576 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_28_fu_576 <= acc_26_m_cr_V_reg_1209;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd27) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_29_fu_580 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_29_fu_580 <= acc_27_m_cr_V_reg_1197;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_2_fu_472 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_2_fu_472 <= acc_0_m_cr_V_reg_1521;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd28) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_30_fu_584 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_30_fu_584 <= acc_28_m_cr_V_reg_1185;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd29) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_31_fu_588 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_31_fu_588 <= acc_29_m_cr_V_reg_1173;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd30) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_32_fu_592 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_32_fu_592 <= acc_30_m_cr_V_reg_1161;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd31) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_33_fu_596 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_33_fu_596 <= acc_31_m_cr_V_reg_1149;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd32) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_34_fu_600 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_34_fu_600 <= acc_32_m_cr_V_reg_1137;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd33) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_35_fu_604 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_35_fu_604 <= acc_33_m_cr_V_reg_1125;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd34) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_36_fu_608 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_36_fu_608 <= acc_34_m_cr_V_reg_1113;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd35) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_37_fu_612 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_37_fu_612 <= acc_35_m_cr_V_reg_1101;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd36) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_38_fu_616 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_38_fu_616 <= acc_36_m_cr_V_reg_1089;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd37) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_39_fu_620 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_39_fu_620 <= acc_37_m_cr_V_reg_1077;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_3_fu_476 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_3_fu_476 <= acc_1_m_cr_V_reg_1509;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd38) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_40_fu_624 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_40_fu_624 <= acc_38_m_cr_V_reg_1065;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd39) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_41_fu_628 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_41_fu_628 <= acc_39_m_cr_V_reg_1053;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd40) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_42_fu_632 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_42_fu_632 <= acc_40_m_cr_V_reg_1041;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd41) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_43_fu_636 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_43_fu_636 <= acc_41_m_cr_V_reg_1029;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd42) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_44_fu_640 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_44_fu_640 <= acc_42_m_cr_V_reg_1017;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd43) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_45_fu_644 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_45_fu_644 <= acc_43_m_cr_V_reg_1005;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd44) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_46_fu_648 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_46_fu_648 <= acc_44_m_cr_V_reg_993;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd45) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_47_fu_652 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_47_fu_652 <= acc_45_m_cr_V_reg_981;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd46) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_48_fu_656 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_48_fu_656 <= acc_46_m_cr_V_reg_969;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd47) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_49_fu_660 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_49_fu_660 <= acc_47_m_cr_V_reg_957;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd2) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_4_fu_480 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_4_fu_480 <= acc_2_m_cr_V_reg_1497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd48) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_50_fu_664 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_50_fu_664 <= acc_48_m_cr_V_reg_945;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd49) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_51_fu_668 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_51_fu_668 <= acc_49_m_cr_V_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd50) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_52_fu_672 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_52_fu_672 <= acc_50_m_cr_V_reg_921;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd51) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_53_fu_676 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_53_fu_676 <= acc_51_m_cr_V_reg_909;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd52) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_54_fu_680 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_54_fu_680 <= acc_52_m_cr_V_reg_897;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd53) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_55_fu_684 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_55_fu_684 <= acc_53_m_cr_V_reg_885;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd54) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_56_fu_688 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_56_fu_688 <= acc_54_m_cr_V_reg_873;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd55) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_57_fu_692 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_57_fu_692 <= acc_55_m_cr_V_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd56) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_58_fu_696 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_58_fu_696 <= acc_56_m_cr_V_reg_849;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd57) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_59_fu_700 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_59_fu_700 <= acc_57_m_cr_V_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd3) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_5_fu_484 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_5_fu_484 <= acc_3_m_cr_V_reg_1485;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd58) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_60_fu_704 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_60_fu_704 <= acc_58_m_cr_V_reg_825;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd59) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_61_fu_708 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_61_fu_708 <= acc_59_m_cr_V_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd60) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_62_fu_712 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_62_fu_712 <= acc_60_m_cr_V_reg_801;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd61) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_63_fu_716 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_63_fu_716 <= acc_61_m_cr_V_reg_789;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd62) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_64_fu_720 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_64_fu_720 <= acc_62_m_cr_V_reg_777;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd63) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_65_fu_724 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_65_fu_724 <= acc_63_m_cr_V_reg_765;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_6_fu_488 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_6_fu_488 <= acc_4_m_cr_V_reg_1473;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_7_fu_492 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_7_fu_492 <= acc_5_m_cr_V_reg_1461;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd6) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_8_fu_496 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_8_fu_496 <= acc_6_m_cr_V_reg_1449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp1_iter1_tmp_69_reg_4636 == 6'd7) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        acc_63_m_cr_V_9_fu_500 <= grp_multiply_accumulate_fu_1561_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        acc_63_m_cr_V_9_fu_500 <= acc_7_m_cr_V_reg_1437;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_63_m_cr_V_reg_765 <= grp_multiply_accumulate_fu_1809_ap_return;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_63_m_cr_V_reg_765 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_6_m_cr_V_reg_1449 <= acc_6_m_cr_V_1_reg_3889;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_6_m_cr_V_reg_1449 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_7_m_cr_V_reg_1437 <= acc_7_m_cr_V_1_reg_3894;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_7_m_cr_V_reg_1437 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_8_m_cr_V_reg_1425 <= acc_8_m_cr_V_1_reg_3899;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_8_m_cr_V_reg_1425 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_9_m_cr_V_reg_1413 <= acc_9_m_cr_V_1_reg_3904;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_9_m_cr_V_reg_1413 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ii_reg_1533 <= ii_2_reg_3498;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ii_reg_1533 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ires_reg_1544 <= 7'd0;
    end else if (((exitcond_reg_4627 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ires_reg_1544 <= ires_1_reg_4631;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_4627 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        L1_BIAS_V_load_reg_4646 <= L1_BIAS_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        acc_10_m_cr_V_1_reg_3909 <= grp_multiply_accumulate_fu_1641_ap_return;
        acc_11_m_cr_V_1_reg_3914 <= grp_multiply_accumulate_fu_1649_ap_return;
        acc_12_m_cr_V_1_reg_3919 <= grp_multiply_accumulate_fu_1657_ap_return;
        acc_13_m_cr_V_1_reg_3924 <= grp_multiply_accumulate_fu_1665_ap_return;
        acc_14_m_cr_V_1_reg_3929 <= grp_multiply_accumulate_fu_1673_ap_return;
        acc_15_m_cr_V_1_reg_3934 <= grp_multiply_accumulate_fu_1681_ap_return;
        acc_16_m_cr_V_1_reg_3939 <= grp_multiply_accumulate_fu_1689_ap_return;
        acc_17_m_cr_V_1_reg_3944 <= grp_multiply_accumulate_fu_1697_ap_return;
        acc_18_m_cr_V_1_reg_3949 <= grp_multiply_accumulate_fu_1705_ap_return;
        acc_19_m_cr_V_1_reg_3954 <= grp_multiply_accumulate_fu_1713_ap_return;
        acc_1_m_cr_V_1_reg_3864 <= grp_multiply_accumulate_fu_1569_ap_return;
        acc_20_m_cr_V_1_reg_3959 <= grp_multiply_accumulate_fu_1721_ap_return;
        acc_21_m_cr_V_1_reg_3964 <= grp_multiply_accumulate_fu_1729_ap_return;
        acc_22_m_cr_V_1_reg_3969 <= grp_multiply_accumulate_fu_1737_ap_return;
        acc_23_m_cr_V_1_reg_3974 <= grp_multiply_accumulate_fu_1745_ap_return;
        acc_24_m_cr_V_1_reg_3979 <= grp_multiply_accumulate_fu_1753_ap_return;
        acc_25_m_cr_V_1_reg_3984 <= grp_multiply_accumulate_fu_1761_ap_return;
        acc_26_m_cr_V_1_reg_3989 <= grp_multiply_accumulate_fu_1769_ap_return;
        acc_27_m_cr_V_1_reg_3994 <= grp_multiply_accumulate_fu_1777_ap_return;
        acc_28_m_cr_V_1_reg_3999 <= grp_multiply_accumulate_fu_1785_ap_return;
        acc_29_m_cr_V_1_reg_4004 <= grp_multiply_accumulate_fu_1793_ap_return;
        acc_2_m_cr_V_1_reg_3869 <= grp_multiply_accumulate_fu_1577_ap_return;
        acc_30_m_cr_V_1_reg_4009 <= grp_multiply_accumulate_fu_1801_ap_return;
        acc_31_m_cr_V_1_reg_4014 <= grp_multiply_accumulate_fu_1809_ap_return;
        acc_3_m_cr_V_1_reg_3874 <= grp_multiply_accumulate_fu_1585_ap_return;
        acc_4_m_cr_V_1_reg_3879 <= grp_multiply_accumulate_fu_1593_ap_return;
        acc_5_m_cr_V_1_reg_3884 <= grp_multiply_accumulate_fu_1601_ap_return;
        acc_6_m_cr_V_1_reg_3889 <= grp_multiply_accumulate_fu_1609_ap_return;
        acc_7_m_cr_V_1_reg_3894 <= grp_multiply_accumulate_fu_1617_ap_return;
        acc_8_m_cr_V_1_reg_3899 <= grp_multiply_accumulate_fu_1625_ap_return;
        acc_9_m_cr_V_1_reg_3904 <= grp_multiply_accumulate_fu_1633_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond2_reg_3494 <= exitcond2_reg_3494;
        exitcond2_reg_3494 <= exitcond2_fu_1856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond_reg_4627 <= exitcond_reg_4627;
        ap_reg_pp1_iter1_tmp_69_reg_4636 <= tmp_69_reg_4636;
        ap_reg_pp1_iter2_exitcond_reg_4627 <= ap_reg_pp1_iter1_exitcond_reg_4627;
        exitcond_reg_4627 <= exitcond_fu_2827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ii_2_reg_3498 <= ii_2_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ires_1_reg_4631 <= ires_1_fu_2833_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_1850 <= grp_multiply_accumulate_fu_1561_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_10_reg_3579 <= {{L1_WEIGHTS_V_q0[127:112]}};
        tmp_11_reg_3584 <= {{L1_WEIGHTS_V_q0[143:128]}};
        tmp_12_reg_3589 <= {{L1_WEIGHTS_V_q0[159:144]}};
        tmp_13_reg_3594 <= {{L1_WEIGHTS_V_q0[175:160]}};
        tmp_14_reg_3599 <= {{L1_WEIGHTS_V_q0[191:176]}};
        tmp_15_reg_3604 <= {{L1_WEIGHTS_V_q0[207:192]}};
        tmp_16_reg_3609 <= {{L1_WEIGHTS_V_q0[223:208]}};
        tmp_17_reg_3614 <= {{L1_WEIGHTS_V_q0[239:224]}};
        tmp_18_reg_3619 <= {{L1_WEIGHTS_V_q0[255:240]}};
        tmp_19_reg_3624 <= {{L1_WEIGHTS_V_q0[271:256]}};
        tmp_1_reg_3569 <= {{L1_WEIGHTS_V_q0[95:80]}};
        tmp_20_reg_3629 <= {{L1_WEIGHTS_V_q0[287:272]}};
        tmp_21_reg_3634 <= {{L1_WEIGHTS_V_q0[303:288]}};
        tmp_22_reg_3639 <= {{L1_WEIGHTS_V_q0[319:304]}};
        tmp_23_reg_3644 <= {{L1_WEIGHTS_V_q0[335:320]}};
        tmp_24_reg_3649 <= {{L1_WEIGHTS_V_q0[351:336]}};
        tmp_25_reg_3654 <= {{L1_WEIGHTS_V_q0[367:352]}};
        tmp_26_reg_3659 <= {{L1_WEIGHTS_V_q0[383:368]}};
        tmp_27_reg_3664 <= {{L1_WEIGHTS_V_q0[399:384]}};
        tmp_28_reg_3669 <= {{L1_WEIGHTS_V_q0[415:400]}};
        tmp_29_reg_3674 <= {{L1_WEIGHTS_V_q0[431:416]}};
        tmp_2_reg_3574 <= {{L1_WEIGHTS_V_q0[111:96]}};
        tmp_30_reg_3679 <= {{L1_WEIGHTS_V_q0[447:432]}};
        tmp_31_reg_3684 <= {{L1_WEIGHTS_V_q0[463:448]}};
        tmp_32_reg_3689 <= {{L1_WEIGHTS_V_q0[479:464]}};
        tmp_33_reg_3694 <= {{L1_WEIGHTS_V_q0[495:480]}};
        tmp_34_reg_3699 <= {{L1_WEIGHTS_V_q0[511:496]}};
        tmp_35_reg_3704 <= {{L1_WEIGHTS_V_q0[527:512]}};
        tmp_36_reg_3709 <= {{L1_WEIGHTS_V_q0[543:528]}};
        tmp_37_reg_3714 <= {{L1_WEIGHTS_V_q0[559:544]}};
        tmp_38_reg_3719 <= {{L1_WEIGHTS_V_q0[575:560]}};
        tmp_39_reg_3724 <= {{L1_WEIGHTS_V_q0[591:576]}};
        tmp_40_reg_3729 <= {{L1_WEIGHTS_V_q0[607:592]}};
        tmp_41_reg_3734 <= {{L1_WEIGHTS_V_q0[623:608]}};
        tmp_42_reg_3739 <= {{L1_WEIGHTS_V_q0[639:624]}};
        tmp_43_reg_3744 <= {{L1_WEIGHTS_V_q0[655:640]}};
        tmp_44_reg_3749 <= {{L1_WEIGHTS_V_q0[671:656]}};
        tmp_45_reg_3754 <= {{L1_WEIGHTS_V_q0[687:672]}};
        tmp_46_reg_3759 <= {{L1_WEIGHTS_V_q0[703:688]}};
        tmp_47_reg_3764 <= {{L1_WEIGHTS_V_q0[719:704]}};
        tmp_48_reg_3769 <= {{L1_WEIGHTS_V_q0[735:720]}};
        tmp_49_reg_3774 <= {{L1_WEIGHTS_V_q0[751:736]}};
        tmp_50_reg_3779 <= {{L1_WEIGHTS_V_q0[767:752]}};
        tmp_51_reg_3784 <= {{L1_WEIGHTS_V_q0[783:768]}};
        tmp_52_reg_3789 <= {{L1_WEIGHTS_V_q0[799:784]}};
        tmp_53_reg_3794 <= {{L1_WEIGHTS_V_q0[815:800]}};
        tmp_54_reg_3799 <= {{L1_WEIGHTS_V_q0[831:816]}};
        tmp_55_reg_3804 <= {{L1_WEIGHTS_V_q0[847:832]}};
        tmp_56_reg_3809 <= {{L1_WEIGHTS_V_q0[863:848]}};
        tmp_57_reg_3814 <= {{L1_WEIGHTS_V_q0[879:864]}};
        tmp_58_reg_3819 <= {{L1_WEIGHTS_V_q0[895:880]}};
        tmp_59_reg_3824 <= {{L1_WEIGHTS_V_q0[911:896]}};
        tmp_60_reg_3829 <= {{L1_WEIGHTS_V_q0[927:912]}};
        tmp_61_reg_3834 <= {{L1_WEIGHTS_V_q0[943:928]}};
        tmp_62_reg_3839 <= {{L1_WEIGHTS_V_q0[959:944]}};
        tmp_63_reg_3844 <= {{L1_WEIGHTS_V_q0[975:960]}};
        tmp_64_reg_3849 <= {{L1_WEIGHTS_V_q0[991:976]}};
        tmp_65_reg_3854 <= {{L1_WEIGHTS_V_q0[1007:992]}};
        tmp_66_reg_3859 <= {{L1_WEIGHTS_V_q0[1023:1008]}};
        tmp_68_reg_3544 <= tmp_68_fu_1873_p1;
        tmp_7_reg_3549 <= {{L1_WEIGHTS_V_q0[31:16]}};
        tmp_8_reg_3554 <= {{L1_WEIGHTS_V_q0[47:32]}};
        tmp_9_reg_3559 <= {{L1_WEIGHTS_V_q0[63:48]}};
        tmp_V_2_reg_3508 <= data_in_V_V_dout;
        tmp_s_reg_3564 <= {{L1_WEIGHTS_V_q0[79:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2827_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_69_reg_4636 <= tmp_69_fu_2844_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        L1_BIAS_V_ce0 = 1'b1;
    end else begin
        L1_BIAS_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L1_WEIGHTS_V_ce0 = 1'b1;
    end else begin
        L1_WEIGHTS_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_1856_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2827_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4 = reg_1850;
    end else begin
        ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4 = acc_0_m_cr_V_reg_1521;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4 = acc_10_m_cr_V_1_reg_3909;
    end else begin
        ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4 = acc_10_m_cr_V_reg_1401;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4 = acc_11_m_cr_V_1_reg_3914;
    end else begin
        ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4 = acc_11_m_cr_V_reg_1389;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4 = acc_12_m_cr_V_1_reg_3919;
    end else begin
        ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4 = acc_12_m_cr_V_reg_1377;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4 = acc_13_m_cr_V_1_reg_3924;
    end else begin
        ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4 = acc_13_m_cr_V_reg_1365;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4 = acc_14_m_cr_V_1_reg_3929;
    end else begin
        ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4 = acc_14_m_cr_V_reg_1353;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4 = acc_15_m_cr_V_1_reg_3934;
    end else begin
        ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4 = acc_15_m_cr_V_reg_1341;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4 = acc_16_m_cr_V_1_reg_3939;
    end else begin
        ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4 = acc_16_m_cr_V_reg_1329;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4 = acc_17_m_cr_V_1_reg_3944;
    end else begin
        ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4 = acc_17_m_cr_V_reg_1317;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4 = acc_18_m_cr_V_1_reg_3949;
    end else begin
        ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4 = acc_18_m_cr_V_reg_1305;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4 = acc_19_m_cr_V_1_reg_3954;
    end else begin
        ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4 = acc_19_m_cr_V_reg_1293;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4 = acc_1_m_cr_V_1_reg_3864;
    end else begin
        ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4 = acc_1_m_cr_V_reg_1509;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4 = acc_20_m_cr_V_1_reg_3959;
    end else begin
        ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4 = acc_20_m_cr_V_reg_1281;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4 = acc_21_m_cr_V_1_reg_3964;
    end else begin
        ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4 = acc_21_m_cr_V_reg_1269;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4 = acc_22_m_cr_V_1_reg_3969;
    end else begin
        ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4 = acc_22_m_cr_V_reg_1257;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4 = acc_23_m_cr_V_1_reg_3974;
    end else begin
        ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4 = acc_23_m_cr_V_reg_1245;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4 = acc_24_m_cr_V_1_reg_3979;
    end else begin
        ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4 = acc_24_m_cr_V_reg_1233;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4 = acc_25_m_cr_V_1_reg_3984;
    end else begin
        ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4 = acc_25_m_cr_V_reg_1221;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4 = acc_26_m_cr_V_1_reg_3989;
    end else begin
        ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4 = acc_26_m_cr_V_reg_1209;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4 = acc_27_m_cr_V_1_reg_3994;
    end else begin
        ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4 = acc_27_m_cr_V_reg_1197;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4 = acc_28_m_cr_V_1_reg_3999;
    end else begin
        ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4 = acc_28_m_cr_V_reg_1185;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4 = acc_29_m_cr_V_1_reg_4004;
    end else begin
        ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4 = acc_29_m_cr_V_reg_1173;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4 = acc_2_m_cr_V_1_reg_3869;
    end else begin
        ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4 = acc_2_m_cr_V_reg_1497;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4 = acc_30_m_cr_V_1_reg_4009;
    end else begin
        ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4 = acc_30_m_cr_V_reg_1161;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4 = acc_31_m_cr_V_1_reg_4014;
    end else begin
        ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4 = acc_31_m_cr_V_reg_1149;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4 = acc_3_m_cr_V_1_reg_3874;
    end else begin
        ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4 = acc_3_m_cr_V_reg_1485;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4 = acc_4_m_cr_V_1_reg_3879;
    end else begin
        ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4 = acc_4_m_cr_V_reg_1473;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4 = acc_5_m_cr_V_1_reg_3884;
    end else begin
        ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4 = acc_5_m_cr_V_reg_1461;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4 = acc_6_m_cr_V_1_reg_3889;
    end else begin
        ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4 = acc_6_m_cr_V_reg_1449;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4 = acc_7_m_cr_V_1_reg_3894;
    end else begin
        ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4 = acc_7_m_cr_V_reg_1437;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4 = acc_8_m_cr_V_1_reg_3899;
    end else begin
        ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4 = acc_8_m_cr_V_reg_1425;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4 = acc_9_m_cr_V_1_reg_3904;
    end else begin
        ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4 = acc_9_m_cr_V_reg_1413;
    end
end

always @ (*) begin
    if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_ii_phi_fu_1537_p4 = ii_2_reg_3498;
    end else begin
        ap_phi_mux_ii_phi_fu_1537_p4 = ii_reg_1533;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_reg_4627 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_ires_phi_fu_1548_p4 = ires_1_reg_4631;
    end else begin
        ap_phi_mux_ires_phi_fu_1548_p4 = ires_reg_1544;
    end
end

always @ (*) begin
    if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_in_V_V_blk_n = data_in_V_V_empty_n;
    end else begin
        data_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_in_V_V_read = 1'b1;
    end else begin
        data_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_reg_pp1_iter2_exitcond_reg_4627 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        data_out_V_V_blk_n = data_out_V_V_full_n;
    end else begin
        data_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter2_exitcond_reg_4627 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        data_out_V_V_write = 1'b1;
    end else begin
        data_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_get_result_fu_1555_ap_ce = 1'b1;
    end else begin
        grp_get_result_fu_1555_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = tmp_fu_3040_p66;
    end else if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_32_m_cr_V_reg_1137;
    end else if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4;
    end else begin
        grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1561_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1561_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_in1_V = L1_BIAS_V_load_reg_4646;
    end else if ((((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        grp_multiply_accumulate_fu_1561_in1_V = tmp_V_2_reg_3508;
    end else begin
        grp_multiply_accumulate_fu_1561_in1_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_in2_V = 16'd15360;
    end else if (((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_in2_V = tmp_35_reg_3704;
    end else if (((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_multiply_accumulate_fu_1561_in2_V = tmp_68_reg_3544;
    end else begin
        grp_multiply_accumulate_fu_1561_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_33_m_cr_V_reg_1125;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4;
        end else begin
            grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1569_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1569_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1569_in2_V = tmp_36_reg_3709;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1569_in2_V = tmp_7_reg_3549;
        end else begin
            grp_multiply_accumulate_fu_1569_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1569_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_34_m_cr_V_reg_1113;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4;
        end else begin
            grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1577_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1577_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1577_in2_V = tmp_37_reg_3714;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1577_in2_V = tmp_8_reg_3554;
        end else begin
            grp_multiply_accumulate_fu_1577_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1577_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_35_m_cr_V_reg_1101;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4;
        end else begin
            grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1585_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1585_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1585_in2_V = tmp_38_reg_3719;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1585_in2_V = tmp_9_reg_3559;
        end else begin
            grp_multiply_accumulate_fu_1585_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1585_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_36_m_cr_V_reg_1089;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4;
        end else begin
            grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1593_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1593_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1593_in2_V = tmp_39_reg_3724;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1593_in2_V = tmp_s_reg_3564;
        end else begin
            grp_multiply_accumulate_fu_1593_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1593_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_37_m_cr_V_reg_1077;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4;
        end else begin
            grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1601_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1601_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1601_in2_V = tmp_40_reg_3729;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1601_in2_V = tmp_1_reg_3569;
        end else begin
            grp_multiply_accumulate_fu_1601_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1601_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_38_m_cr_V_reg_1065;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4;
        end else begin
            grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1609_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1609_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1609_in2_V = tmp_41_reg_3734;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1609_in2_V = tmp_2_reg_3574;
        end else begin
            grp_multiply_accumulate_fu_1609_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1609_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_39_m_cr_V_reg_1053;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4;
        end else begin
            grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1617_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1617_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1617_in2_V = tmp_42_reg_3739;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1617_in2_V = tmp_10_reg_3579;
        end else begin
            grp_multiply_accumulate_fu_1617_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1617_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_40_m_cr_V_reg_1041;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4;
        end else begin
            grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1625_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1625_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1625_in2_V = tmp_43_reg_3744;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1625_in2_V = tmp_11_reg_3584;
        end else begin
            grp_multiply_accumulate_fu_1625_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1625_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_41_m_cr_V_reg_1029;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4;
        end else begin
            grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1633_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1633_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1633_in2_V = tmp_44_reg_3749;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1633_in2_V = tmp_12_reg_3589;
        end else begin
            grp_multiply_accumulate_fu_1633_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1633_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_42_m_cr_V_reg_1017;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4;
        end else begin
            grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1641_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1641_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1641_in2_V = tmp_45_reg_3754;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1641_in2_V = tmp_13_reg_3594;
        end else begin
            grp_multiply_accumulate_fu_1641_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1641_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_43_m_cr_V_reg_1005;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4;
        end else begin
            grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1649_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1649_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1649_in2_V = tmp_46_reg_3759;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1649_in2_V = tmp_14_reg_3599;
        end else begin
            grp_multiply_accumulate_fu_1649_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1649_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_44_m_cr_V_reg_993;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4;
        end else begin
            grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1657_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1657_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1657_in2_V = tmp_47_reg_3764;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1657_in2_V = tmp_15_reg_3604;
        end else begin
            grp_multiply_accumulate_fu_1657_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1657_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_45_m_cr_V_reg_981;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4;
        end else begin
            grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1665_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1665_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1665_in2_V = tmp_48_reg_3769;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1665_in2_V = tmp_16_reg_3609;
        end else begin
            grp_multiply_accumulate_fu_1665_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1665_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_46_m_cr_V_reg_969;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4;
        end else begin
            grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1673_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1673_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1673_in2_V = tmp_49_reg_3774;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1673_in2_V = tmp_17_reg_3614;
        end else begin
            grp_multiply_accumulate_fu_1673_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1673_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_47_m_cr_V_reg_957;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4;
        end else begin
            grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1681_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1681_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1681_in2_V = tmp_50_reg_3779;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1681_in2_V = tmp_18_reg_3619;
        end else begin
            grp_multiply_accumulate_fu_1681_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1681_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_48_m_cr_V_reg_945;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4;
        end else begin
            grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1689_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1689_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1689_in2_V = tmp_51_reg_3784;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1689_in2_V = tmp_19_reg_3624;
        end else begin
            grp_multiply_accumulate_fu_1689_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1689_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_49_m_cr_V_reg_933;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4;
        end else begin
            grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1697_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1697_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1697_in2_V = tmp_52_reg_3789;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1697_in2_V = tmp_20_reg_3629;
        end else begin
            grp_multiply_accumulate_fu_1697_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1697_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_50_m_cr_V_reg_921;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4;
        end else begin
            grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1705_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1705_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1705_in2_V = tmp_53_reg_3794;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1705_in2_V = tmp_21_reg_3634;
        end else begin
            grp_multiply_accumulate_fu_1705_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1705_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_51_m_cr_V_reg_909;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4;
        end else begin
            grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1713_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1713_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1713_in2_V = tmp_54_reg_3799;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1713_in2_V = tmp_22_reg_3639;
        end else begin
            grp_multiply_accumulate_fu_1713_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1713_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_52_m_cr_V_reg_897;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4;
        end else begin
            grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1721_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1721_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1721_in2_V = tmp_55_reg_3804;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1721_in2_V = tmp_23_reg_3644;
        end else begin
            grp_multiply_accumulate_fu_1721_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1721_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_53_m_cr_V_reg_885;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4;
        end else begin
            grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1729_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1729_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1729_in2_V = tmp_56_reg_3809;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1729_in2_V = tmp_24_reg_3649;
        end else begin
            grp_multiply_accumulate_fu_1729_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1729_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_54_m_cr_V_reg_873;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4;
        end else begin
            grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1737_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1737_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1737_in2_V = tmp_57_reg_3814;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1737_in2_V = tmp_25_reg_3654;
        end else begin
            grp_multiply_accumulate_fu_1737_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1737_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_55_m_cr_V_reg_861;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4;
        end else begin
            grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1745_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1745_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1745_in2_V = tmp_58_reg_3819;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1745_in2_V = tmp_26_reg_3659;
        end else begin
            grp_multiply_accumulate_fu_1745_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1745_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_56_m_cr_V_reg_849;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4;
        end else begin
            grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1753_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1753_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1753_in2_V = tmp_59_reg_3824;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1753_in2_V = tmp_27_reg_3664;
        end else begin
            grp_multiply_accumulate_fu_1753_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1753_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_57_m_cr_V_reg_837;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4;
        end else begin
            grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1761_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1761_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1761_in2_V = tmp_60_reg_3829;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1761_in2_V = tmp_28_reg_3669;
        end else begin
            grp_multiply_accumulate_fu_1761_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1761_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_58_m_cr_V_reg_825;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4;
        end else begin
            grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1769_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1769_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1769_in2_V = tmp_61_reg_3834;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1769_in2_V = tmp_29_reg_3674;
        end else begin
            grp_multiply_accumulate_fu_1769_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1769_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_59_m_cr_V_reg_813;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4;
        end else begin
            grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1777_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1777_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1777_in2_V = tmp_62_reg_3839;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1777_in2_V = tmp_30_reg_3679;
        end else begin
            grp_multiply_accumulate_fu_1777_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1777_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_60_m_cr_V_reg_801;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4;
        end else begin
            grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1785_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1785_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1785_in2_V = tmp_63_reg_3844;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1785_in2_V = tmp_31_reg_3684;
        end else begin
            grp_multiply_accumulate_fu_1785_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1785_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_61_m_cr_V_reg_789;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4;
        end else begin
            grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1793_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1793_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1793_in2_V = tmp_64_reg_3849;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1793_in2_V = tmp_32_reg_3689;
        end else begin
            grp_multiply_accumulate_fu_1793_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1793_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_62_m_cr_V_reg_777;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4;
        end else begin
            grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1801_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1801_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1801_in2_V = tmp_65_reg_3854;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1801_in2_V = tmp_33_reg_3694;
        end else begin
            grp_multiply_accumulate_fu_1801_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1801_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = acc_63_m_cr_V_reg_765;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4;
        end else begin
            grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_multiply_accumulate_fu_1809_ap_ce = 1'b1;
    end else begin
        grp_multiply_accumulate_fu_1809_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_1849)) begin
            grp_multiply_accumulate_fu_1809_in2_V = tmp_66_reg_3859;
        end else if ((1'b1 == ap_condition_1845)) begin
            grp_multiply_accumulate_fu_1809_in2_V = tmp_34_reg_3699;
        end else begin
            grp_multiply_accumulate_fu_1809_in2_V = 'bx;
        end
    end else begin
        grp_multiply_accumulate_fu_1809_in2_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_1856_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_1856_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_2827_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_2827_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L1_BIAS_V_address0 = tmp_5_fu_2839_p1;

assign L1_WEIGHTS_V_address0 = tmp_4_fu_1868_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((exitcond2_reg_3494 == 1'd0) & (data_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((exitcond2_reg_3494 == 1'd0) & (data_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((ap_reg_pp1_iter2_exitcond_reg_4627 == 1'd0) & (data_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_reg_pp1_iter2_exitcond_reg_4627 == 1'd0) & (data_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_reg_pp1_iter2_exitcond_reg_4627 == 1'd0) & (data_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp1_stage1_iter2 = ((ap_reg_pp1_iter2_exitcond_reg_4627 == 1'd0) & (data_out_V_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((exitcond2_reg_3494 == 1'd0) & (data_in_V_V_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1845 = ((exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1849 = ((ap_reg_pp0_iter1_exitcond2_reg_3494 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign data_out_V_V_din = grp_get_result_fu_1555_ap_return;

assign exitcond2_fu_1856_p2 = ((ap_phi_mux_ii_phi_fu_1537_p4 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_fu_2827_p2 = ((ap_phi_mux_ires_phi_fu_1548_p4 == 7'd64) ? 1'b1 : 1'b0);

assign ii_2_fu_1862_p2 = (ap_phi_mux_ii_phi_fu_1537_p4 + 10'd1);

assign ires_1_fu_2833_p2 = (ap_phi_mux_ires_phi_fu_1548_p4 + 7'd1);

assign start_out = real_start;

assign tmp_4_fu_1868_p1 = ap_phi_mux_ii_phi_fu_1537_p4;

assign tmp_5_fu_2839_p1 = ap_phi_mux_ires_phi_fu_1548_p4;

assign tmp_68_fu_1873_p1 = L1_WEIGHTS_V_q0[15:0];

assign tmp_69_fu_2844_p1 = ap_phi_mux_ires_phi_fu_1548_p4[5:0];

endmodule //linear_activation
