Analysis & Synthesis report for frequent
Sat Apr 24 18:35:57 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component
 17. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated
 18. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p
 19. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p
 20. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_4941:fifo_ram
 21. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 22. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
 23. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 24. Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15
 25. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated
 26. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p
 27. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p
 28. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram
 29. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp
 30. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9
 31. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp
 32. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12
 33. Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b
 34. Source assignments for sld_signaltap:auto_signaltap_0
 35. Source assignments for uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|altsyncram_c5b1:altsyncram2
 36. Parameter Settings for User Entity Instance: Top-level Entity: |frequent
 37. Parameter Settings for User Entity Instance: uart_send:uart_64
 38. Parameter Settings for User Entity Instance: uart_send:uart_8
 39. Parameter Settings for User Entity Instance: fifo_8:fifo_8_bit|dcfifo:dcfifo_component
 40. Parameter Settings for User Entity Instance: fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 41. Parameter Settings for User Entity Instance: cymometer:u_cymometer
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 43. Parameter Settings for Inferred Entity Instance: uart_send:uart_64|altshift_taps:out_reg_rtl_0
 44. Parameter Settings for Inferred Entity Instance: cymometer:u_cymometer|lpm_divide:Div0
 45. dcfifo Parameter Settings by Entity Instance
 46. altshift_taps Parameter Settings by Entity Instance
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 24 18:35:56 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; frequent                                    ;
; Top-level Entity Name              ; frequent                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,487                                       ;
;     Total combinational functions  ; 5,665                                       ;
;     Dedicated logic registers      ; 2,692                                       ;
; Total registers                    ; 2692                                        ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 37,500                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; frequent           ; frequent           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; cymometer.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Jason/Desktop/Project/cymometer.v                                                        ;             ;
; uart_send.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Jason/Desktop/Project/uart_send.v                                                        ;             ;
; frequent.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Jason/Desktop/Project/frequent.v                                                         ;             ;
; fifo_64.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Jason/Desktop/Project/fifo_64.v                                                          ;             ;
; fifo_8.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/Jason/Desktop/Project/fifo_8.v                                                           ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                               ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                          ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                               ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                             ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                        ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;             ;
; db/dcfifo_iif1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf                                                 ;             ;
; db/a_graycounter_rn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/a_graycounter_rn6.tdf                                           ;             ;
; db/a_graycounter_n5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/a_graycounter_n5c.tdf                                           ;             ;
; db/altsyncram_4941.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/altsyncram_4941.tdf                                             ;             ;
; db/alt_synch_pipe_h9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_h9l.tdf                                          ;             ;
; db/dffpipe_2v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/dffpipe_2v8.tdf                                                 ;             ;
; db/alt_synch_pipe_i9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_i9l.tdf                                          ;             ;
; db/dffpipe_3v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/dffpipe_3v8.tdf                                                 ;             ;
; db/cmpr_f66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cmpr_f66.tdf                                                    ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                    ;             ;
; db/dcfifo_qfg1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf                                                 ;             ;
; db/a_graycounter_qn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/a_graycounter_qn6.tdf                                           ;             ;
; db/altsyncram_6011.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/altsyncram_6011.tdf                                             ;             ;
; db/alt_synch_pipe_j9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_j9l.tdf                                          ;             ;
; db/dffpipe_4v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/dffpipe_4v8.tdf                                                 ;             ;
; db/alt_synch_pipe_k9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_k9l.tdf                                          ;             ;
; db/dffpipe_5v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/dffpipe_5v8.tdf                                                 ;             ;
; db/cntr_qld.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_qld.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                 ;             ;
; db/altsyncram_m824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/altsyncram_m824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                               ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;             ;
; db/cntr_jii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_jii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                ; altera_sld  ;
; db/ip/sld439734f3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                          ;             ;
; db/shift_taps_1mm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/shift_taps_1mm.tdf                                              ;             ;
; db/altsyncram_c5b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/altsyncram_c5b1.tdf                                             ;             ;
; db/cntr_hsf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_hsf.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_7ch.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/cntr_7ch.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                             ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                            ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                        ;             ;
; db/lpm_divide_rkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/lpm_divide_rkm.tdf                                              ;             ;
; db/sign_div_unsign_jnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/sign_div_unsign_jnh.tdf                                         ;             ;
; db/alt_u_div_qaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/alt_u_div_qaf.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Jason/Desktop/Project/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 7,487         ;
;                                             ;               ;
; Total combinational functions               ; 5665          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2730          ;
;     -- 3 input functions                    ; 2422          ;
;     -- <=2 input functions                  ; 513           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3284          ;
;     -- arithmetic mode                      ; 2381          ;
;                                             ;               ;
; Total registers                             ; 2692          ;
;     -- Dedicated logic registers            ; 2692          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 5             ;
; Total memory bits                           ; 37500         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 1938          ;
; Total fan-out                               ; 30137         ;
; Average fan-out                             ; 3.53          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |frequent                                                                                                                               ; 5665 (3)            ; 2692 (6)                  ; 37500       ; 0            ; 0       ; 0         ; 5    ; 0            ; |frequent                                                                                                                                                                                                                                                                                                                                            ; frequent                          ; work         ;
;    |cymometer:u_cymometer|                                                                                                              ; 4470 (354)          ; 297 (297)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|cymometer:u_cymometer                                                                                                                                                                                                                                                                                                                      ; cymometer                         ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 4116 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|cymometer:u_cymometer|lpm_divide:Div0                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_rkm:auto_generated|                                                                                                ; 4116 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|cymometer:u_cymometer|lpm_divide:Div0|lpm_divide_rkm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_rkm                    ; work         ;
;             |sign_div_unsign_jnh:divider|                                                                                               ; 4116 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|cymometer:u_cymometer|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_jnh               ; work         ;
;                |alt_u_div_qaf:divider|                                                                                                  ; 4116 (4115)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|cymometer:u_cymometer|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider                                                                                                                                                                                                                      ; alt_u_div_qaf                     ; work         ;
;                   |add_sub_8pc:add_sub_1|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|cymometer:u_cymometer|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                ; add_sub_8pc                       ; work         ;
;    |fifo_64:fifo_64_bit|                                                                                                                ; 73 (0)              ; 92 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit                                                                                                                                                                                                                                                                                                                        ; fifo_64                           ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 73 (0)              ; 92 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                      ; dcfifo_mixed_widths               ; work         ;
;          |dcfifo_qfg1:auto_generated|                                                                                                   ; 73 (6)              ; 92 (27)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated                                                                                                                                                                                                                                           ; dcfifo_qfg1                       ; work         ;
;             |a_graycounter_n5c:wrptr_g1p|                                                                                               ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p                                                                                                                                                                                                               ; a_graycounter_n5c                 ; work         ;
;             |a_graycounter_qn6:rdptr_g1p|                                                                                               ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                                               ; a_graycounter_qn6                 ; work         ;
;             |alt_synch_pipe_j9l:rs_dgwp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp                                                                                                                                                                                                                ; alt_synch_pipe_j9l                ; work         ;
;                |dffpipe_4v8:dffpipe9|                                                                                                   ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9                                                                                                                                                                                           ; dffpipe_4v8                       ; work         ;
;             |alt_synch_pipe_k9l:ws_dgrp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp                                                                                                                                                                                                                ; alt_synch_pipe_k9l                ; work         ;
;                |dffpipe_5v8:dffpipe12|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12                                                                                                                                                                                          ; dffpipe_5v8                       ; work         ;
;             |altsyncram_6011:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram                                                                                                                                                                                                                  ; altsyncram_6011                   ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                                                                                  ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                                                  ; cmpr_f66                          ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                                                                                   ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                                                   ; cmpr_f66                          ; work         ;
;             |cntr_qld:cntr_b|                                                                                                           ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b                                                                                                                                                                                                                           ; cntr_qld                          ; work         ;
;    |fifo_8:fifo_8_bit|                                                                                                                  ; 67 (0)              ; 89 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit                                                                                                                                                                                                                                                                                                                          ; fifo_8                            ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 67 (0)              ; 89 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                  ; dcfifo                            ; work         ;
;          |dcfifo_iif1:auto_generated|                                                                                                   ; 67 (5)              ; 89 (27)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_iif1                       ; work         ;
;             |a_graycounter_n5c:wrptr_g1p|                                                                                               ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_n5c                 ; work         ;
;             |a_graycounter_rn6:rdptr_g1p|                                                                                               ; 19 (19)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_rn6                 ; work         ;
;             |alt_synch_pipe_h9l:rs_dgwp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_h9l                ; work         ;
;                |dffpipe_2v8:dffpipe12|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12                                                                                                                                                                                                                      ; dffpipe_2v8                       ; work         ;
;             |alt_synch_pipe_i9l:ws_dgrp|                                                                                                ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_i9l                ; work         ;
;                |dffpipe_3v8:dffpipe15|                                                                                                  ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15                                                                                                                                                                                                                      ; dffpipe_3v8                       ; work         ;
;             |altsyncram_4941:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_4941:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_4941                   ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                                                                                  ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_f66                          ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                                                                                   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_f66                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 785 (2)             ; 2039 (294)                ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 783 (0)             ; 1745 (0)                  ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 783 (88)            ; 1745 (662)                ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_m824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m824:auto_generated                                                                                                                                                 ; altsyncram_m824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 345 (1)             ; 751 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 294 (0)             ; 735 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 441 (441)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 294 (0)             ; 294 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 50 (50)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 213 (10)            ; 197 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jii:auto_generated                                                             ; cntr_jii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 147 (147)           ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_send:uart_64|                                                                                                                  ; 85 (58)             ; 47 (32)                   ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64                                                                                                                                                                                                                                                                                                                          ; uart_send                         ; work         ;
;       |altshift_taps:out_reg_rtl_0|                                                                                                     ; 27 (0)              ; 15 (0)                    ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64|altshift_taps:out_reg_rtl_0                                                                                                                                                                                                                                                                                              ; altshift_taps                     ; work         ;
;          |shift_taps_1mm:auto_generated|                                                                                                ; 27 (0)              ; 15 (1)                    ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated                                                                                                                                                                                                                                                                ; shift_taps_1mm                    ; work         ;
;             |altsyncram_c5b1:altsyncram2|                                                                                               ; 0 (0)               ; 0 (0)                     ; 252         ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|altsyncram_c5b1:altsyncram2                                                                                                                                                                                                                                    ; altsyncram_c5b1                   ; work         ;
;             |cntr_7ch:cntr3|                                                                                                            ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|cntr_7ch:cntr3                                                                                                                                                                                                                                                 ; cntr_7ch                          ; work         ;
;             |cntr_hsf:cntr1|                                                                                                            ; 19 (17)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|cntr_hsf:cntr1                                                                                                                                                                                                                                                 ; cntr_hsf                          ; work         ;
;                |cmpr_tgc:cmpr6|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|cntr_hsf:cntr1|cmpr_tgc:cmpr6                                                                                                                                                                                                                                  ; cmpr_tgc                          ; work         ;
;    |uart_send:uart_8|                                                                                                                   ; 57 (57)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |frequent|uart_send:uart_8                                                                                                                                                                                                                                                                                                                           ; uart_send                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_4941:fifo_ram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 147          ; 128          ; 147          ; 18816 ; None ;
; uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|altsyncram_c5b1:altsyncram2|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 126          ; 2            ; 126          ; 2            ; 252   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequent|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |frequent|fifo_8:fifo_8_bit                                                                                                                                                                                                                                                   ; fifo_8.v        ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |frequent|fifo_64:fifo_64_bit                                                                                                                                                                                                                                                 ; fifo_64.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[8]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[6]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[7]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[4]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[5]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[2]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[3]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[0]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe11a[1]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[8]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[6]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[7]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[4]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[5]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[2]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[3]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[0]  ; yes                                                              ; yes                                        ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9|dffe10a[1]  ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0]                             ; yes                                                              ; yes                                        ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1]                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                                                    ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------+----------------------------------------------+
; Register name                                  ; Reason for Removal                           ;
+------------------------------------------------+----------------------------------------------+
; cymometer:u_cymometer|a3[0]                    ; Merged with cymometer:u_cymometer|gate_fs_d0 ;
; cymometer:u_cymometer|a3[1]                    ; Merged with cymometer:u_cymometer|gate_fs_d1 ;
; cymometer:u_cymometer|fx_cnt_temp[32..63]      ; Lost fanout                                  ;
; cymometer:u_cymometer|fs_cnt_high_temp[56..63] ; Lost fanout                                  ;
; Total Number of Removed Registers = 42         ;                                              ;
+------------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2692  ;
; Number of registers using Synchronous Clear  ; 232   ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 1091  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1053  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_send:uart_64|uart_txd                                                                                                                                                                                                                                                                                                      ; 3       ;
; uart_send:uart_8|uart_txd                                                                                                                                                                                                                                                                                                       ; 3       ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                                                                                                                                                                                               ; 2       ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                                                                                                                                                                                         ; 7       ;
; uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|dffe4                                                                                                                                                                                                                                               ; 2       ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                                                                                                                                                                                                                     ; 8       ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                                                                                                                                                                                            ; 5       ;
; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                                                                                                                                                                                      ; 1       ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                                                                                                                                                                                                                     ; 7       ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                                                                                                                                                                                                                        ; 5       ;
; fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+-----------------------------------+---------------------------------+------------+
; Register Name                     ; Megafunction                    ; Type       ;
+-----------------------------------+---------------------------------+------------+
; uart_send:uart_64|out_reg[0..127] ; uart_send:uart_64|out_reg_rtl_0 ; SHIFT_TAPS ;
; uart_send:uart_8|out_reg[0..127]  ; uart_send:uart_64|out_reg_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------+---------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |frequent|cymometer:u_cymometer|fx_cnt_temp[21]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |frequent|uart_send:uart_64|tx_data[7]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |frequent|uart_send:uart_8|tx_data[0]                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |frequent|cymometer:u_cymometer|fs_cnt_temp[16]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |frequent|cymometer:u_cymometer|fs_cnt_high_temp[29] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |frequent|uart_send:uart_64|clk_cnt[11]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |frequent|uart_send:uart_64|tx_cnt[2]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |frequent|uart_send:uart_8|clk_cnt[11]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |frequent|uart_send:uart_8|tx_cnt[0]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------+
; Assignment                            ; Value ; From ; To                                   ;
+---------------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_4941:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_send:uart_64|altshift_taps:out_reg_rtl_0|shift_taps_1mm:auto_generated|altsyncram_c5b1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |frequent ;
+----------------+----------------------------+----------------------------+
; Parameter Name ; Value                      ; Type                       ;
+----------------+----------------------------+----------------------------+
; CLK_FREQ       ; 50000000                   ; Signed Integer             ;
; UART_BPS       ; 115200                     ; Signed Integer             ;
; CLK_FS         ; 10111110101111000010000000 ; Unsigned Binary            ;
+----------------+----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_send:uart_64 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                     ;
; UART_BPS       ; 115200   ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_send:uart_8 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                    ;
; UART_BPS       ; 115200   ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_8:fifo_8_bit|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------+
; Parameter Name          ; Value        ; Type                                          ;
+-------------------------+--------------+-----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH               ; 8            ; Signed Integer                                ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                       ;
; USE_EAB                 ; ON           ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                       ;
; CBXI_PARAMETER          ; dcfifo_iif1  ; Untyped                                       ;
+-------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                     ;
+-------------------------------------------+-------------+----------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                  ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                  ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                  ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                  ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                  ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                  ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                           ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                  ;
; LPM_WIDTH                                 ; 64          ; Signed Integer                                           ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                           ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                           ;
; LPM_WIDTHU_R                              ; 11          ; Signed Integer                                           ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                  ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                  ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                  ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                           ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                  ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                  ;
; USE_EAB                                   ; ON          ; Untyped                                                  ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                  ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                           ;
; CBXI_PARAMETER                            ; dcfifo_qfg1 ; Untyped                                                  ;
+-------------------------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cymometer:u_cymometer ;
+----------------+----------------------------+----------------------+
; Parameter Name ; Value                      ; Type                 ;
+----------------+----------------------------+----------------------+
; CLK_FS         ; 10111110101111000010000000 ; Unsigned Binary      ;
+----------------+----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 147                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 147                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 462                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 147                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_send:uart_64|altshift_taps:out_reg_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 128            ; Untyped                                                      ;
; WIDTH          ; 2              ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_1mm ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cymometer:u_cymometer|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                      ;
; LPM_WIDTHD             ; 64             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_rkm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                           ;
+----------------------------+-------------------------------------------+
; Name                       ; Value                                     ;
+----------------------------+-------------------------------------------+
; Number of entity instances ; 1                                         ;
; Entity Instance            ; fifo_8:fifo_8_bit|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                ;
;     -- LPM_WIDTH           ; 8                                         ;
;     -- LPM_NUMWORDS        ; 256                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                       ;
;     -- USE_EAB             ; ON                                        ;
+----------------------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                        ;
+----------------------------+-----------------------------------------------+
; Name                       ; Value                                         ;
+----------------------------+-----------------------------------------------+
; Number of entity instances ; 1                                             ;
; Entity Instance            ; uart_send:uart_64|altshift_taps:out_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                             ;
;     -- TAP_DISTANCE        ; 128                                           ;
;     -- WIDTH               ; 2                                             ;
+----------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 147                 ; 147              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 152                         ;
; cycloneiii_ff         ; 563                         ;
;     CLR               ; 56                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 135                         ;
;     ENA CLR SCLR      ; 152                         ;
;     plain             ; 129                         ;
; cycloneiii_lcell_comb ; 4757                        ;
;     arith             ; 2304                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 234                         ;
;         3 data inputs ; 2069                        ;
;     normal            ; 2453                        ;
;         0 data inputs ; 65                          ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 2222                        ;
; cycloneiii_ram_block  ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 347.50                      ;
; Average LUT depth     ; 286.39                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                     ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                ; Details ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; cymometer:u_cymometer|fs_cnt_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[0]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[0]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[10]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[10]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[11]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[11]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[12]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[12]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[13]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[13]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[14]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[14]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[15]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[15]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[16]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[16]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[17]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[17]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[18]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[18]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[19]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[19]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[1]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[1]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[20]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[20]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[21]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[21]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[22]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[22]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[23]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[23]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[24]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[24]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[25]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[25]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[26]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[26]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[27]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[27]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[28]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[28]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[29]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[29]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[2]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[2]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[30]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[30]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[31]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[31]                                                                                             ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[3]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[3]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[4]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[4]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[5]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[5]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[6]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[6]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[7]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[7]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[8]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[8]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[9]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fs_cnt_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[9]                                                                                              ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[0]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[0]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[10]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[10]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[11]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[11]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[12]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[12]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[13]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[13]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[14]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[14]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[15]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[15]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[16]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[16]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[17]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[17]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[18]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[18]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[19]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[19]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[1]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[1]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[20]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[20]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[21]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[21]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[22]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[22]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[23]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[23]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[24]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[24]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[25]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[25]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[26]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[26]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[27]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[27]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[28]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[28]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[29]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[29]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[2]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[2]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[30]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[30]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[31]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[31]                                                                                                 ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[3]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[3]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[4]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[4]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[5]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[5]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[6]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[6]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[7]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[7]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[8]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[8]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[9]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|fx_cnt_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[9]                                                                                                  ; N/A     ;
; cymometer:u_cymometer|ok             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|ok                                                                                                         ; N/A     ;
; cymometer:u_cymometer|ok             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|ok                                                                                                         ; N/A     ;
; fifo_64:fifo_64_bit|data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[0]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[0]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[10]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[10]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[11]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[11]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[12]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[12]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[13]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[13]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[14]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[14]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[15]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[15]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[16]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[16]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[17]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[17]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[18]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[18]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[19]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[19]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[1]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[1]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[20]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[20]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[21]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[21]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[22]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[22]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[23]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[23]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[24]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[24]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[25]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[25]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[26]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[26]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[27]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[27]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[28]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[28]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[29]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[29]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[2]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[2]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[30]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[30]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[31]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[31]                                                                                                 ; N/A     ;
; fifo_64:fifo_64_bit|data[32]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[0]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[32]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[0]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[33]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[1]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[33]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[1]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[34]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[2]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[34]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[2]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[35]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[3]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[35]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[3]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[36]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[4]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[36]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[4]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[37]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[5]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[37]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[5]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[38]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[6]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[38]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[6]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[39]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[7]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[39]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[7]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[3]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[3]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[40]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[8]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[40]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[8]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[41]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[9]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[41]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[9]                                                                                              ; N/A     ;
; fifo_64:fifo_64_bit|data[42]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[10]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[42]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[10]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[43]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[11]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[43]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[11]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[44]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[12]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[44]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[12]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[45]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[13]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[45]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[13]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[46]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[14]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[46]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[14]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[47]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[15]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[47]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[15]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[48]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[16]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[48]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[16]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[49]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[17]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[49]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[17]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[4]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[4]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[50]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[18]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[50]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[18]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[51]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[19]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[51]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[19]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[52]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[20]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[52]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[20]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[53]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[21]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[53]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[21]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[54]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[22]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[54]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[22]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[55]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[23]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[55]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[23]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[56]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[24]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[56]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[24]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[57]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[25]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[57]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[25]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[58]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[26]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[58]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[26]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[59]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[27]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[59]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[27]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[5]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[5]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[60]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[28]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[60]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[28]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[61]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[29]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[61]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[29]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[62]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[30]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[62]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[30]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[63]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[31]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[63]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fs_cnt_out[31]                                                                                             ; N/A     ;
; fifo_64:fifo_64_bit|data[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[6]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[6]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[7]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[7]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[8]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[8]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[9]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|data[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cymometer:u_cymometer|fx_cnt[9]                                                                                                  ; N/A     ;
; fifo_64:fifo_64_bit|q[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0] ; N/A     ;
; fifo_64:fifo_64_bit|q[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0] ; N/A     ;
; fifo_64:fifo_64_bit|q[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; N/A     ;
; fifo_64:fifo_64_bit|q[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; N/A     ;
; fifo_64:fifo_64_bit|q[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; N/A     ;
; fifo_64:fifo_64_bit|q[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; N/A     ;
; fifo_64:fifo_64_bit|q[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3] ; N/A     ;
; fifo_64:fifo_64_bit|q[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3] ; N/A     ;
; fifo_64:fifo_64_bit|q[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4] ; N/A     ;
; fifo_64:fifo_64_bit|q[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4] ; N/A     ;
; fifo_64:fifo_64_bit|q[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5] ; N/A     ;
; fifo_64:fifo_64_bit|q[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5] ; N/A     ;
; fifo_64:fifo_64_bit|q[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6] ; N/A     ;
; fifo_64:fifo_64_bit|q[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6] ; N/A     ;
; fifo_64:fifo_64_bit|q[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7] ; N/A     ;
; fifo_64:fifo_64_bit|q[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7] ; N/A     ;
; net_edge_enable                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; net_edge_enable~0                                                                                                                ; N/A     ;
; net_edge_enable                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; net_edge_enable~0                                                                                                                ; N/A     ;
; sys_clk                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                                                          ; N/A     ;
; uart_send:uart_64|tx_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[0]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[0]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[1]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[1]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[2]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[2]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[3]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[3]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[4]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[4]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[5]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[5]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[6]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[6]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[7]                                                                                                     ; N/A     ;
; uart_send:uart_64|tx_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_send:uart_64|tx_data[7]                                                                                                     ; N/A     ;
; uart_send:uart_64|uart_en            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test[3]                                                                                                                          ; N/A     ;
; uart_send:uart_64|uart_en            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test[3]                                                                                                                          ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                              ; N/A     ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 24 18:35:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off frequent -c frequent
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cymometer.v
    Info (12023): Found entity 1: cymometer File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file uart_send.v
    Info (12023): Found entity 1: uart_send File: C:/Users/Jason/Desktop/Project/uart_send.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file frequent.v
    Info (12023): Found entity 1: frequent File: C:/Users/Jason/Desktop/Project/frequent.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_64.v
    Info (12023): Found entity 1: fifo_64 File: C:/Users/Jason/Desktop/Project/fifo_64.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo_8.v
    Info (12023): Found entity 1: fifo_8 File: C:/Users/Jason/Desktop/Project/fifo_8.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at frequent.v(53): created implicit net for "net_edge_enable" File: C:/Users/Jason/Desktop/Project/frequent.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at frequent.v(58): created implicit net for "new_edge" File: C:/Users/Jason/Desktop/Project/frequent.v Line: 58
Info (12127): Elaborating entity "frequent" for the top level hierarchy
Info (12128): Elaborating entity "uart_send" for hierarchy "uart_send:uart_64" File: C:/Users/Jason/Desktop/Project/frequent.v Line: 93
Info (12128): Elaborating entity "fifo_8" for hierarchy "fifo_8:fifo_8_bit" File: C:/Users/Jason/Desktop/Project/frequent.v Line: 116
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component" File: C:/Users/Jason/Desktop/Project/fifo_8.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo_8:fifo_8_bit|dcfifo:dcfifo_component" File: C:/Users/Jason/Desktop/Project/fifo_8.v Line: 80
Info (12133): Instantiated megafunction "fifo_8:fifo_8_bit|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Jason/Desktop/Project/fifo_8.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_iif1.tdf
    Info (12023): Found entity 1: dcfifo_iif1 File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_iif1" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: C:/Users/Jason/Desktop/Project/db/a_graycounter_rn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c File: C:/Users/Jason/Desktop/Project/db/a_graycounter_n5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p" File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4941.tdf
    Info (12023): Found entity 1: altsyncram_4941 File: C:/Users/Jason/Desktop/Project/db/altsyncram_4941.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4941" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_4941:fifo_ram" File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/Jason/Desktop/Project/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12" File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: C:/Users/Jason/Desktop/Project/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15" File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: C:/Users/Jason/Desktop/Project/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "fifo_8:fifo_8_bit|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|cmpr_f66:rdempty_eq_comp" File: C:/Users/Jason/Desktop/Project/db/dcfifo_iif1.tdf Line: 60
Info (12128): Elaborating entity "fifo_64" for hierarchy "fifo_64:fifo_64_bit" File: C:/Users/Jason/Desktop/Project/frequent.v Line: 127
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Jason/Desktop/Project/fifo_64.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Jason/Desktop/Project/fifo_64.v Line: 80
Info (12133): Instantiated megafunction "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/Jason/Desktop/Project/fifo_64.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qfg1.tdf
    Info (12023): Found entity 1: dcfifo_qfg1 File: C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_qfg1" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6 File: C:/Users/Jason/Desktop/Project/db/a_graycounter_qn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p" File: C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6011.tdf
    Info (12023): Found entity 1: altsyncram_6011 File: C:/Users/Jason/Desktop/Project/db/altsyncram_6011.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6011" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram" File: C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_j9l File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_j9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_j9l" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp" File: C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8 File: C:/Users/Jason/Desktop/Project/db/dffpipe_4v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe9" File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_j9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_k9l File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_k9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_k9l" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp" File: C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8 File: C:/Users/Jason/Desktop/Project/db/dffpipe_5v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe12" File: C:/Users/Jason/Desktop/Project/db/alt_synch_pipe_k9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qld.tdf
    Info (12023): Found entity 1: cntr_qld File: C:/Users/Jason/Desktop/Project/db/cntr_qld.tdf Line: 28
Info (12128): Elaborating entity "cntr_qld" for hierarchy "fifo_64:fifo_64_bit|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b" File: C:/Users/Jason/Desktop/Project/db/dcfifo_qfg1.tdf Line: 63
Info (12128): Elaborating entity "cymometer" for hierarchy "cymometer:u_cymometer" File: C:/Users/Jason/Desktop/Project/frequent.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at cymometer.v(51): object "fs_cnt_high" assigned a value but never read File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 51
Warning (10230): Verilog HDL assignment warning at cymometer.v(180): truncated value with size 64 to match size of target (32) File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 180
Warning (10230): Verilog HDL assignment warning at cymometer.v(181): truncated value with size 64 to match size of target (32) File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 181
Critical Warning (10237): Verilog HDL warning at cymometer.v(181): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 181
Warning (10230): Verilog HDL assignment warning at cymometer.v(189): truncated value with size 64 to match size of target (8) File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 189
Critical Warning (10237): Verilog HDL warning at cymometer.v(203): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m824.tdf
    Info (12023): Found entity 1: altsyncram_m824 File: C:/Users/Jason/Desktop/Project/db/altsyncram_m824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Jason/Desktop/Project/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Jason/Desktop/Project/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf
    Info (12023): Found entity 1: cntr_jii File: C:/Users/Jason/Desktop/Project/db/cntr_jii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/Users/Jason/Desktop/Project/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Jason/Desktop/Project/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Jason/Desktop/Project/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Jason/Desktop/Project/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Jason/Desktop/Project/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Jason/Desktop/Project/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.24.18:35:38 Progress: Loading sld439734f3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jason/Desktop/Project/db/ip/sld439734f3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "uart_send:uart_64|out_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 128
        Info (286033): Parameter WIDTH set to 2
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cymometer:u_cymometer|Div0" File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 189
Info (12130): Elaborated megafunction instantiation "uart_send:uart_64|altshift_taps:out_reg_rtl_0"
Info (12133): Instantiated megafunction "uart_send:uart_64|altshift_taps:out_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "128"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1mm.tdf
    Info (12023): Found entity 1: shift_taps_1mm File: C:/Users/Jason/Desktop/Project/db/shift_taps_1mm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5b1.tdf
    Info (12023): Found entity 1: altsyncram_c5b1 File: C:/Users/Jason/Desktop/Project/db/altsyncram_c5b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf
    Info (12023): Found entity 1: cntr_hsf File: C:/Users/Jason/Desktop/Project/db/cntr_hsf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/Jason/Desktop/Project/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ch.tdf
    Info (12023): Found entity 1: cntr_7ch File: C:/Users/Jason/Desktop/Project/db/cntr_7ch.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "cymometer:u_cymometer|lpm_divide:Div0" File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 189
Info (12133): Instantiated megafunction "cymometer:u_cymometer|lpm_divide:Div0" with the following parameter: File: C:/Users/Jason/Desktop/Project/cymometer.v Line: 189
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "64"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf
    Info (12023): Found entity 1: lpm_divide_rkm File: C:/Users/Jason/Desktop/Project/db/lpm_divide_rkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/Users/Jason/Desktop/Project/db/sign_div_unsign_jnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf
    Info (12023): Found entity 1: alt_u_div_qaf File: C:/Users/Jason/Desktop/Project/db/alt_u_div_qaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Jason/Desktop/Project/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Jason/Desktop/Project/db/add_sub_8pc.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/Jason/Desktop/Project/uart_send.v Line: 34
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Jason/Desktop/Project/output_files/frequent.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 327 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7678 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 7503 logic cells
    Info (21064): Implemented 165 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Sat Apr 24 18:35:57 2021
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jason/Desktop/Project/output_files/frequent.map.smsg.


