Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
c:/study/uebung/studium/profibus/test2_25mhz_255_byte/CLOCK_SINGLE_RUN_SRC.vhd
in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
c:/study/uebung/studium/profibus/test2_25mhz_255_byte/DEB_50MZ_100MS_SRC.vhd in
Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Process interrupted by the user.
Error: 
Process "Create Schematic Symbol" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
c:/study/uebung/studium/profibus/test2_25mhz_255_byte/DEB_50MZ_100MS_SRC.vhd in
Library work.
Entity <deb_50mz_100ms_src> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
c:/study/uebung/studium/profibus/test2_25mhz_255_byte/F_DIV50000_SRC.vhd in
Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
c:/study/uebung/studium/profibus/test2_25mhz_255_byte/NIB4_7SEG_SRC.vhd in
Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
c:/study/uebung/studium/profibus/test2_25mhz_255_byte/SRAM_25MHZ_255_BYTE.vhd in
Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/CLOCK_SINGLE_RUN_SRC is now defined in a different file: was c:/study/uebung/studium/profibus/test2_25mhz_255_byte/CLOCK_SINGLE_RUN_SRC.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd
WARNING:HDLParsers:3215 - Unit work/CLOCK_SINGLE_RUN_SRC/BEHAVIORAL is now defined in a different file: was c:/study/uebung/studium/profibus/test2_25mhz_255_byte/CLOCK_SINGLE_RUN_SRC.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd
WARNING:HDLParsers:3215 - Unit work/DEB_50MZ_100MS_SRC is now defined in a different file: was c:/study/uebung/studium/profibus/test2_25mhz_255_byte/DEB_50MZ_100MS_SRC.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd
WARNING:HDLParsers:3215 - Unit work/DEB_50MZ_100MS_SRC/BEHAVIORAL is now defined in a different file: was c:/study/uebung/studium/profibus/test2_25mhz_255_byte/DEB_50MZ_100MS_SRC.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd
WARNING:HDLParsers:3215 - Unit work/SRAM_25MHZ_255_BYTE is now defined in a different file: was c:/study/uebung/studium/profibus/test2_25mhz_255_byte/SRAM_25MHZ_255_BYTE.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd
WARNING:HDLParsers:3215 - Unit work/SRAM_25MHZ_255_BYTE/BEHAVIORAL is now defined in a different file: was c:/study/uebung/studium/profibus/test2_25mhz_255_byte/SRAM_25MHZ_255_BYTE.vhd, now is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 8.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     150  out of   1920     7%  
 Number of Slice Flip Flops:           142  out of   3840     3%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 141   |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -i -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39908 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 8.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     150  out of   1920     7%  
 Number of Slice Flip Flops:           142  out of   3840     3%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 141   |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 8.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     150  out of   1920     7%  
 Number of Slice Flip Flops:           142  out of   3840     3%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 141   |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         139 out of   3,840    3%
  Number of 4 input LUTs:             196 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          173 out of   1,920    9%
    Number of Slices containing only related logic:     173 out of     173  100%
    Number of Slices containing unrelated logic:          0 out of     173    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            243 out of   3,840    6%
  Number used as logic:                196
  Number used as a route-thru:          47
  Number of bonded IOBs:               63 out of     173   36%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,861
Additional JTAG gate count for IOBs:  3,024
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            63 out of 173    36%
      Number of LOCed External IOBs    9 out of 63     14%

   Number of Slices                  173 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989aff) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9c3c30) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 979 unrouted;       REAL time: 2 secs 

Phase 2: 870 unrouted;       REAL time: 2 secs 

Phase 3: 286 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |   94 |  0.303     |  2.461      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Dec 07 14:50:47 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST2_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting __projnav/tb.rsp
deleting clock_single_run_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting deb_50mz_100ms_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting deb_50mz_100ms_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting f_div50000.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting nib4_7seg_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting sram_25mhz_255_byte.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting .untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 8.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     150  out of   1920     7%  
 Number of Slice Flip Flops:           142  out of   3840     3%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 141   |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         139 out of   3,840    3%
  Number of 4 input LUTs:             196 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          173 out of   1,920    9%
    Number of Slices containing only related logic:     173 out of     173  100%
    Number of Slices containing unrelated logic:          0 out of     173    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            243 out of   3,840    6%
  Number used as logic:                196
  Number used as a route-thru:          47
  Number of bonded IOBs:               63 out of     173   36%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,861
Additional JTAG gate count for IOBs:  3,024
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            63 out of 173    36%
      Number of LOCed External IOBs    9 out of 63     14%

   Number of Slices                  173 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989aff) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9c3c30) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 979 unrouted;       REAL time: 0 secs 

Phase 2: 870 unrouted;       REAL time: 0 secs 

Phase 3: 286 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |   94 |  0.303     |  2.461      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Dec 07 14:51:49 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 8.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     150  out of   1920     7%  
 Number of Slice Flip Flops:           142  out of   3840     3%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 141   |
F_50MHZ_T9                         | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         139 out of   3,840    3%
  Number of 4 input LUTs:             196 out of   3,840    5%
Logic Distribution:
  Number of occupied Slices:                          173 out of   1,920    9%
    Number of Slices containing only related logic:     173 out of     173  100%
    Number of Slices containing unrelated logic:          0 out of     173    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            243 out of   3,840    6%
  Number used as logic:                196
  Number used as a route-thru:          47
  Number of bonded IOBs:               63 out of     173   36%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,861
Additional JTAG gate count for IOBs:  3,024
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            63 out of 173    36%
      Number of LOCed External IOBs    9 out of 63     14%

   Number of Slices                  173 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989aff) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9c3c30) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 979 unrouted;       REAL time: 0 secs 

Phase 2: 870 unrouted;       REAL time: 0 secs 

Phase 3: 286 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |   94 |  0.303     |  2.461      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Dec 07 14:58:28 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 11.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     183  out of   1920     9%  
 Number of Slice Flip Flops:           176  out of   3840     4%  
 Number of 4 input LUTs:               314  out of   3840     8%  
 Number of bonded IOBs:                 57  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 173   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 11.795ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41956 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 19-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 19-bit register                   : 4
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 11.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     183  out of   1920     9%  
 Number of Slice Flip Flops:           176  out of   3840     4%  
 Number of 4 input LUTs:               314  out of   3840     8%  
 Number of bonded IOBs:                 57  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 173   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 11.795ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41956 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         173 out of   3,840    4%
  Number of 4 input LUTs:             262 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          213 out of   1,920   11%
    Number of Slices containing only related logic:     213 out of     213  100%
    Number of Slices containing unrelated logic:          0 out of     213    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            313 out of   3,840    8%
  Number used as logic:                262
  Number used as a route-thru:          51
  Number of bonded IOBs:               58 out of     173   33%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,754
Additional JTAG gate count for IOBs:  2,784
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            58 out of 173    33%
      Number of LOCed External IOBs   19 out of 58     32%

   Number of Slices                  213 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c28) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...................
Phase 5.8 (Checksum:9d63fd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1178 unrouted;       REAL time: 0 secs 

Phase 2: 1060 unrouted;       REAL time: 0 secs 

Phase 3: 370 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.893     |  2.769      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  110 |  0.620     |  2.883      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Dec 07 15:07:42 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test2_sram_25mhz_255_byte.vhf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.lso
deleting test2_sram_25mhz_255_byte.syr
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.sprj
deleting test2_sram_25mhz_255_byte.ana
deleting test2_sram_25mhz_255_byte.stx
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.ngc
deleting test2_sram_25mhz_255_byte.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo
deleting test2_sram_25mhz_255_byte.ngd
deleting test2_sram_25mhz_255_byte_ngdbuild.nav
deleting test2_sram_25mhz_255_byte.bld
deleting test2_sram_25mhz_255_byte.ucf.untf
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte_map.ncd
deleting test2_sram_25mhz_255_byte.ngm
deleting test2_sram_25mhz_255_byte.pcf
deleting test2_sram_25mhz_255_byte.nc1
deleting test2_sram_25mhz_255_byte.mrp
deleting test2_sram_25mhz_255_byte_map.mrp
deleting test2_sram_25mhz_255_byte.mdf
deleting __projnav/map.log
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test2_sram_25mhz_255_byte.twr
deleting test2_sram_25mhz_255_byte.twx
deleting test2_sram_25mhz_255_byte.tsi
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test2_sram_25mhz_255_byte.ncd
deleting test2_sram_25mhz_255_byte.par
deleting test2_sram_25mhz_255_byte.pad
deleting test2_sram_25mhz_255_byte_pad.txt
deleting test2_sram_25mhz_255_byte_pad.csv
deleting test2_sram_25mhz_255_byte.pad_txt
deleting test2_sram_25mhz_255_byte.dly
deleting reportgen.log
deleting test2_sram_25mhz_255_byte.xpi
deleting test2_sram_25mhz_255_byte.grf
deleting test2_sram_25mhz_255_byte.itr
deleting test2_sram_25mhz_255_byte_last_par.ncd
deleting __projnav/par.log
deleting test2_sram_25mhz_255_byte.placed_ncd_tracker
deleting test2_sram_25mhz_255_byte.routed_ncd_tracker
deleting test2_sram_25mhz_255_byte.cmd_log
deleting __projnav/test2_sram_25mhz_255_byte_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test2_sram_25mhz_255_byte.ut
deleting test2_sram_25mhz_255_byte.bgn
deleting test2_sram_25mhz_255_byte.rbt
deleting test2_sram_25mhz_255_byte.ll
deleting test2_sram_25mhz_255_byte.msk
deleting test2_sram_25mhz_255_byte.drc
deleting test2_sram_25mhz_255_byte.nky
deleting test2_sram_25mhz_255_byte.bit
deleting test2_sram_25mhz_255_byte.bin
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.cmd_log
deleting test2_sram_25mhz_255_byte.prm
deleting test2_sram_25mhz_255_byte.isc
deleting test2_sram_25mhz_255_byte.svf
deleting xilinx.sys
deleting test2_sram_25mhz_255_byte.mcs
deleting test2_sram_25mhz_255_byte.exo
deleting test2_sram_25mhz_255_byte.hex
deleting test2_sram_25mhz_255_byte.tek
deleting test2_sram_25mhz_255_byte.dst
deleting test2_sram_25mhz_255_byte.dst_compressed
deleting test2_sram_25mhz_255_byte.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_jhdparse_tcl.rsp
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting test2_sram_25mhz_255_byte.prj
deleting test2_sram_25mhz_255_byte.prj
deleting __projnav/test2_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/TEST2_SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.v
hd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <BEHAVIORAL>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 168.
    Found 16-bit subtractor for signal <$n0021> created at line 169.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 16-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     179  out of   1920     9%  
 Number of Slice Flip Flops:           170  out of   3840     4%  
 Number of 4 input LUTs:               305  out of   3840     7%  
 Number of bonded IOBs:                 56  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 167   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.516ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...
ERROR:NgdBuild:755 - Line 14 in 'test2_sram_25mhz_255_byte.ucf': Could not find
   net(s) 'CE1_LD2_L12' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 17 in 'test2_sram_25mhz_255_byte.ucf': Could not find
   net(s) 'OE_LD1_P14' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 21 in 'test2_sram_25mhz_255_byte.ucf': Could not find
   net(s) 'STOP_LD3_N14' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:NgdBuild:755 - Line 22 in 'test2_sram_25mhz_255_byte.ucf': Could not find
   net(s) 'WE_LD0_K12' in the design.  To suppress this error specify the
   correct net name or remove the constraint.  The 'Ignore I\O constraints on
   Invalid Object Names' property can also be set ( -aul switch for command line
   users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "test2_sram_25mhz_255_byte.ucf".

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 168.
    Found 16-bit subtractor for signal <$n0021> created at line 169.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 16-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     179  out of   1920     9%  
 Number of Slice Flip Flops:           170  out of   3840     4%  
 Number of 4 input LUTs:               305  out of   3840     7%  
 Number of bonded IOBs:                 56  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 167   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.516ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -i -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39908 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 168.
    Found 16-bit subtractor for signal <$n0021> created at line 169.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 16-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     179  out of   1920     9%  
 Number of Slice Flip Flops:           170  out of   3840     4%  
 Number of 4 input LUTs:               305  out of   3840     7%  
 Number of bonded IOBs:                 56  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 167   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.516ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -i -p
xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39908 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 168.
    Found 16-bit subtractor for signal <$n0021> created at line 169.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 16-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     179  out of   1920     9%  
 Number of Slice Flip Flops:           170  out of   3840     4%  
 Number of 4 input LUTs:               305  out of   3840     7%  
 Number of bonded IOBs:                 56  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 167   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.516ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41956 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         167 out of   3,840    4%
  Number of 4 input LUTs:             253 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          206 out of   1,920   10%
    Number of Slices containing only related logic:     206 out of     206  100%
    Number of Slices containing unrelated logic:          0 out of     206    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            304 out of   3,840    7%
  Number used as logic:                253
  Number used as a route-thru:          51
  Number of bonded IOBs:               57 out of     173   32%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,634
Additional JTAG gate count for IOBs:  2,736
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            57 out of 173    32%
      Number of LOCed External IOBs   56 out of 57     98%

   Number of Slices                  206 out of 1920   10%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989cc7) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..........................
Phase 5.8 (Checksum:9d8a2c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1138 unrouted;       REAL time: 0 secs 

Phase 2: 1027 unrouted;       REAL time: 0 secs 

Phase 3: 358 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.895     |  3.150      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  105 |  0.829     |  3.108      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Dec 07 16:28:49 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 168.
    Found 16-bit subtractor for signal <$n0021> created at line 169.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 16-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     179  out of   1920     9%  
 Number of Slice Flip Flops:           170  out of   3840     4%  
 Number of 4 input LUTs:               305  out of   3840     7%  
 Number of bonded IOBs:                 56  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 167   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.516ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41956 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.v
hd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf in Library work.
Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test2_sram_25mhz_255_byte> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <test2_sram_25mhz_255_byte>.
Entity <test2_sram_25mhz_255_byte> analyzed. Unit <test2_sram_25mhz_255_byte> generated.

Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 167.
    Found 16-bit subtractor for signal <$n0021> created at line 168.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


Synthesizing Unit <test2_sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/TEST2_SRAM_25MHZ_255_BYTE.vhf.
Unit <test2_sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 4
 16-bit subtractor                 : 1
 19-bit adder                      : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 15
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 4
 1-bit register                    : 5
 24-bit register                   : 2
# Comparators                      : 2
 24-bit comparator greatequal      : 1
 32-bit comparator less            : 1
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test2_sram_25mhz_255_byte> ...

Optimizing unit <sram_25mhz_255_byte> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test2_sram_25mhz_255_byte, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     179  out of   1920     9%  
 Number of Slice Flip Flops:           170  out of   3840     4%  
 Number of 4 input LUTs:               307  out of   3840     7%  
 Number of bonded IOBs:                 56  out of    173    32%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_2:Q                           | NONE                   | 167   |
F_50MHZ_T9                         | BUFGP                  | 1     |
XLXI_30_GE_stage_cyo(XLXI_30_GE_stagecy:O)| NONE(*)(XLXI_23_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.911ns (Maximum Frequency: 67.065MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.483ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test2_sram_25mhz_255_byte/_ngo -uc
test2_sram_25mhz_255_byte.ucf -p xc3s200-ft256-5 test2_sram_25mhz_255_byte.ngc
test2_sram_25mhz_255_byte.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST2_SRAM_25MHZ_255_BYTE/test2_sram_25mhz_255
_byte.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test2_sram_25mhz_255_byte.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41956 kilobytes

Writing NGD file "test2_sram_25mhz_255_byte.ngd" ...

Writing NGDBUILD log file "test2_sram_25mhz_255_byte.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         167 out of   3,840    4%
  Number of 4 input LUTs:             255 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          207 out of   1,920   10%
    Number of Slices containing only related logic:     207 out of     207  100%
    Number of Slices containing unrelated logic:          0 out of     207    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            306 out of   3,840    7%
  Number used as logic:                255
  Number used as a route-thru:          51
  Number of bonded IOBs:               57 out of     173   32%
    IOB Flip Flops:                     3
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,649
Additional JTAG gate count for IOBs:  2,736
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test2_sram_25mhz_255_byte_map.mrp" for details.
Completed process "Map".

Mapping Module test2_sram_25mhz_255_byte . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ngd test2_sram_25mhz_255_byte.pcf
Mapping Module test2_sram_25mhz_255_byte: DONE



Started process "Place & Route".





Constraints file: test2_sram_25mhz_255_byte.pcf

Loading device database for application Par from file
"test2_sram_25mhz_255_byte_map.ncd".
   "test2_sram_25mhz_255_byte" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            57 out of 173    32%
      Number of LOCed External IOBs   56 out of 57     98%

   Number of Slices                  207 out of 1920   10%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ccf) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......................
Phase 5.8 (Checksum:9d39ff) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test2_sram_25mhz_255_byte.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1165 unrouted;       REAL time: 2 secs 

Phase 2: 1048 unrouted;       REAL time: 2 secs 

Phase 3: 357 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |    1 |  0.000     |  0.880      |
+-------------------------+----------+------+------+------------+-------------+
|    XLXI_30_GE_stage_cyo |   Local  |      |    2 |  0.000     |  1.500      |
+-------------------------+----------+------+------+------------+-------------+
|           XLXN_34       |   Local  |      |  106 |  0.240     |  2.582      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test2_sram_25mhz_255_byte.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Dec 07 17:16:08 2012
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test2_sram_25mhz_255_byte . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test2_sram_25mhz_255_byte_map.ncd test2_sram_25mhz_255_byte.ncd test2_sram_25mhz_255_byte.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


