`timescale 1ns / 1ps

module sign_extended(
input logic [31:7] InstrD,
input logic [2:0] ImmSrcD,
output logic [31:0] ImmExtD
);

always_comb
begin 
    case(ImmSrcD)

    // I-type
    3'b000 : 
    ImmExtD = {{20{InstrD[31]}}, InstrD[31:20]};

    // S-type
    3'b001 : 
    ImmExtD = {{20{InstrD[31]}}, InstrD[31:25], InstrD[11:7]};

    // B-type
    3'b010 : 
    ImmExtD = {{20{InstrD[31]}}, InstrD[7], InstrD[30:25], InstrD[11:8], 1'b0};

    // J-type
    3'b011 : 
    ImmExtD = {{12{InstrD[31]}}, InstrD[19:12], InstrD[20], InstrD[30:21], 1'b0};

    // U-type (LUI / AUIPC)
    3'b100 :
    ImmExtD = {InstrD[31:12], 12'b0};

    default :
    ImmExtD = 32'b0;

    endcase
end 

endmodule