Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 15a5d3e3610840759698bbb890d52532 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Rx_top_tb_behav xil_defaultlib.Rx_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'parity_en' [/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sources_1/new/Rx_top.sv:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'data_out' [/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sources_1/new/Rx_top.sv:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_Receiver
Compiling module xil_defaultlib.Counter(n=4)
Compiling module xil_defaultlib.Counter(n=3)
Compiling module xil_defaultlib.Comparetor(n=4)
Compiling module xil_defaultlib.Comparetor(n=3)
Compiling module xil_defaultlib.Register(n=1)
Compiling module xil_defaultlib.Dmux
Compiling module xil_defaultlib.Rx_DP(odd_even=1)
Compiling module xil_defaultlib.shift_register(n=9)
Compiling module xil_defaultlib.Rx_top(parity_en=1,odd_even=1)
Compiling module xil_defaultlib.Rx_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Rx_top_tb_behav
