Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jan 26 12:24:54 2025
| Host         : xubundadu-Lenovo running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                   Violations  
---------  --------  --------------------------------------------  ----------  
DFX-1      Warning   Multiple Reconfigurable Modules Share Driver  13          
TIMING-18  Warning   Missing input or output delay                 9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.570        0.000                      0                   59        0.129        0.000                      0                   59        2.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.570        0.000                      0                   59        0.129        0.000                      0                   59        2.000        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.518ns (18.778%)  route 2.240ns (81.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     4.744    static                              gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static                              count_reg[28]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518     5.262 r  static                              count_reg[28]/Q
                         net (fo=3, routed)           2.240     7.503    boundary                            inst_shift_low/addr[5]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.246     9.674                                            
                         clock uncertainty           -0.035     9.639                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.073    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.073                                            
                         arrival time                          -7.503                                            
  -------------------------------------------------------------------
                         slack                                  1.570                                            

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.518ns (20.666%)  route 1.989ns (79.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[27]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[27]/Q
                         net (fo=3, routed)           1.989     7.267    boundary                            inst_shift_low/addr[4]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.253     9.681                                            
                         clock uncertainty           -0.035     9.646                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.080    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.080                                            
                         arrival time                          -7.267                                            
  -------------------------------------------------------------------
                         slack                                  1.813                                            

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.518ns (20.590%)  route 1.998ns (79.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     4.744    static                              gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static                              count_reg[29]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518     5.262 r  static                              count_reg[29]/Q
                         net (fo=3, routed)           1.998     7.260    boundary                            inst_shift_low/addr[6]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.246     9.674                                            
                         clock uncertainty           -0.035     9.639                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.073    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.073                                            
                         arrival time                          -7.260                                            
  -------------------------------------------------------------------
                         slack                                  1.813                                            

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.518ns (21.224%)  route 1.923ns (78.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[26]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[26]/Q
                         net (fo=3, routed)           1.923     7.201    boundary                            inst_shift_low/addr[3]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.253     9.681                                            
                         clock uncertainty           -0.035     9.646                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.080    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.080                                            
                         arrival time                          -7.201                                            
  -------------------------------------------------------------------
                         slack                                  1.879                                            

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.518ns (21.868%)  route 1.851ns (78.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 9.423 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[24]/Q
                         net (fo=3, routed)           1.851     7.129    boundary                            inst_shift_high/addr[1]
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.550     9.423    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.246     9.669                                            
                         clock uncertainty           -0.035     9.634                                            
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     9.068    reconfigurable   pblock_inst_shift_high
                                                                                                                 inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.068                                            
                         arrival time                          -7.129                                            
  -------------------------------------------------------------------
                         slack                                  1.939                                            

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.518ns (21.809%)  route 1.857ns (78.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[24]/Q
                         net (fo=3, routed)           1.857     7.136    boundary                            inst_shift_low/addr[1]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.253     9.681                                            
                         clock uncertainty           -0.035     9.646                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     9.080    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.080                                            
                         arrival time                          -7.136                                            
  -------------------------------------------------------------------
                         slack                                  1.944                                            

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.518ns (21.953%)  route 1.842ns (78.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[25]/Q
                         net (fo=3, routed)           1.842     7.120    boundary                            inst_shift_low/addr[2]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.253     9.681                                            
                         clock uncertainty           -0.035     9.646                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.080    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.080                                            
                         arrival time                          -7.120                                            
  -------------------------------------------------------------------
                         slack                                  1.960                                            

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.518ns (22.099%)  route 1.826ns (77.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 9.423 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[27]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[27]/Q
                         net (fo=3, routed)           1.826     7.105    boundary                            inst_shift_high/addr[4]
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.550     9.423    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.246     9.669                                            
                         clock uncertainty           -0.035     9.634                                            
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.068    reconfigurable   pblock_inst_shift_high
                                                                                                                 inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.068                                            
                         arrival time                          -7.105                                            
  -------------------------------------------------------------------
                         slack                                  1.963                                            

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.518ns (22.161%)  route 1.819ns (77.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 9.423 - 5.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     4.761    static                              gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static                              count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518     5.279 r  static                              count_reg[25]/Q
                         net (fo=3, routed)           1.819     7.098    boundary                            inst_shift_high/addr[2]
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.550     9.423    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.246     9.669                                            
                         clock uncertainty           -0.035     9.634                                            
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     9.068    reconfigurable   pblock_inst_shift_high
                                                                                                                 inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.068                                            
                         arrival time                          -7.098                                            
  -------------------------------------------------------------------
                         slack                                  1.970                                            

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.518ns (22.082%)  route 1.828ns (77.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 9.428 - 5.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.625     4.744    static                              gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static                              count_reg[32]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     5.262 r  static                              count_reg[32]/Q
                         net (fo=3, routed)           1.828     7.090    boundary                            inst_shift_low/addr[9]
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     5.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     9.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.246     9.674                                            
                         clock uncertainty           -0.035     9.639                                            
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     9.073    reconfigurable   pblock_inst_shift_low
                                                                                                                 inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.073                                            
                         arrival time                          -7.090                                            
  -------------------------------------------------------------------
                         slack                                  1.983                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.924 r  static         count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    static         count_reg[28]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  static         count_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[28]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           1.924                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.937 r  static         count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    static         count_reg[28]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  static         count_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[30]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           1.937                     
  -------------------------------------------------------------------
                         slack                                  0.142                     

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.960 r  static         count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    static         count_reg[28]_i_1_n_6
    SLICE_X34Y100        FDRE                                         r  static         count_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[29]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           1.960                     
  -------------------------------------------------------------------
                         slack                                  0.165                     

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.962 r  static         count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    static         count_reg[28]_i_1_n_4
    SLICE_X34Y100        FDRE                                         r  static         count_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[31]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           1.962                     
  -------------------------------------------------------------------
                         slack                                  0.167                     

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.911 r  static         count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    static         count_reg[28]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.964 r  static         count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    static         count_reg[32]_i_1_n_7
    SLICE_X34Y101        FDRE                                         r  static         count_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static         count_reg[32]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           1.964                     
  -------------------------------------------------------------------
                         slack                                  0.169                     

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.911 r  static         count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    static         count_reg[28]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.977 r  static         count_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    static         count_reg[32]_i_1_n_5
    SLICE_X34Y101        FDRE                                         r  static         count_reg[34]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static         count_reg[34]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           1.977                     
  -------------------------------------------------------------------
                         slack                                  0.182                     

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.989%)  route 0.520ns (76.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static                              gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static                              count_reg[23]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static                              count_reg[23]/Q
                         net (fo=3, routed)           0.520     2.080    boundary                            inst_shift_high/addr[0]
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.882     1.994    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.286     1.708                                            
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.891    reconfigurable   pblock_inst_shift_high
                                                                                                                 inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         -1.891                                            
                         arrival time                           2.080                                            
  -------------------------------------------------------------------
                         slack                                  0.189                                            

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.489ns (80.951%)  route 0.115ns (19.049%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.831 r  static         count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.831    static         count_reg[20]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.871 r  static         count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    static         count_reg[24]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.911 r  static         count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    static         count_reg[28]_i_1_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.000 r  static         count_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    static         count_reg[32]_i_1_n_6
    SLICE_X34Y101        FDRE                                         r  static         count_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static         count_reg[33]/C
                         clock pessimism             -0.286     1.661                     
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.134     1.795    static           count_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.795                     
                         arrival time                           2.000                     
  -------------------------------------------------------------------
                         slack                                  0.205                     

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  static         count_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[18]
    SLICE_X34Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.785 r  static         count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.785    static         count_reg[16]_i_1_n_5
    SLICE_X34Y97         FDRE                                         r  static         count_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     1.954    static         gclk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  static         count_reg[18]/C
                         clock pessimism             -0.557     1.396                     
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.134     1.530    static           count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.530                     
                         arrival time                           1.785                     
  -------------------------------------------------------------------
                         slack                                  0.254                     

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.571     1.396    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.560 r  static         count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.675    static         count_reg_n_0_[22]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.785 r  static         count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.785    static         count_reg[20]_i_1_n_5
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     1.954    static         gclk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  static         count_reg[22]/C
                         clock pessimism             -0.557     1.396                     
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.134     1.530    static           count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.530                     
                         arrival time                           1.785                     
  -------------------------------------------------------------------
                         slack                                  0.254                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y20    inst_shift_high/RAMB36_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y19    inst_shift_low/RAMB36_inst/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  gclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y93    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y95    count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y95    count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y96    count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y96    count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y96    count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y96    count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y93    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y93    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y93    count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y93    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y95    count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y96    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 4.531ns (44.895%)  route 5.562ns (55.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     4.795    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.249 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[3]
                         net (fo=1, routed)           5.562    12.811    boundary                            shift_low_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         2.077    14.888 r  static                              shift_low_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000    14.888    static                              shift_low_out[3]
    T10                                                               r  static                              shift_low_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 4.528ns (48.232%)  route 4.860ns (51.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     4.795    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.249 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[2]
                         net (fo=1, routed)           4.860    12.109    boundary                            shift_low_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.074    14.184 r  static                              shift_low_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000    14.184    static                              shift_low_out[2]
    T9                                                                r  static                              shift_low_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 4.490ns (48.105%)  route 4.844ns (51.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.672     4.792    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.246 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[2]
                         net (fo=1, routed)           4.844    12.089    boundary                            shift_high_out_OBUF[2]
    G3                   OBUF (Prop_obuf_I_O)         2.036    14.125 r  static                              shift_high_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000    14.125    static                              shift_high_out[2]
    G3                                                                r  static                              shift_high_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 4.469ns (48.017%)  route 4.839ns (51.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.672     4.792    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.246 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[0]
                         net (fo=1, routed)           4.839    12.084    boundary                            shift_high_out_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         2.015    14.100 r  static                              shift_high_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000    14.100    static                              shift_high_out[0]
    K1                                                                r  static                              shift_high_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.496ns (52.168%)  route 4.122ns (47.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.672     4.792    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.246 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[3]
                         net (fo=1, routed)           4.122    11.368    boundary                            shift_high_out_OBUF[3]
    G6                   OBUF (Prop_obuf_I_O)         2.042    13.410 r  static                              shift_high_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000    13.410    static                              shift_high_out[3]
    G6                                                                r  static                              shift_high_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 4.462ns (53.429%)  route 3.890ns (46.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.672     4.792    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.246 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[1]
                         net (fo=1, routed)           3.890    11.135    boundary                            shift_high_out_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         2.008    13.144 r  static                              shift_high_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000    13.144    static                              shift_high_out[1]
    J3                                                                r  static                              shift_high_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.484ns (54.010%)  route 3.818ns (45.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     4.795    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.249 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[0]
                         net (fo=1, routed)           3.818    11.067    boundary                            shift_low_out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         2.030    13.097 r  static                              shift_low_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000    13.097    static                              shift_low_out[0]
    H5                                                                r  static                              shift_low_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.465ns (54.898%)  route 3.668ns (45.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.676     4.795    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.249 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[1]
                         net (fo=1, routed)           3.668    10.917    boundary                            shift_low_out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         2.011    12.928 r  static                              shift_low_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000    12.928    static                              shift_low_out[1]
    J5                                                                r  static                              shift_low_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.344ns (52.316%)  route 1.225ns (47.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[1]
                         net (fo=1, routed)           1.225     3.246    boundary                            shift_high_out_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         0.759     4.005 r  static                              shift_high_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     4.005    static                              shift_high_out[1]
    J3                                                                r  static                              shift_high_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.346ns (50.617%)  route 1.313ns (49.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[1]
                         net (fo=1, routed)           1.313     3.335    boundary                            shift_low_out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         0.761     4.095 r  static                              shift_low_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     4.095    static                              shift_low_out[1]
    J5                                                                r  static                              shift_low_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.377ns (51.143%)  route 1.315ns (48.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[3]
                         net (fo=1, routed)           1.315     3.337    boundary                            shift_high_out_OBUF[3]
    G6                   OBUF (Prop_obuf_I_O)         0.792     4.129 r  static                              shift_high_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000     4.129    static                              shift_high_out[3]
    G6                                                                r  static                              shift_high_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.365ns (49.577%)  route 1.388ns (50.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[0]
                         net (fo=1, routed)           1.388     3.410    boundary                            shift_low_out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         0.780     4.189 r  static                              shift_low_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     4.189    static                              shift_low_out[0]
    H5                                                                r  static                              shift_low_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.371ns (43.984%)  route 1.746ns (56.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[2]
                         net (fo=1, routed)           1.746     3.767    boundary                            shift_high_out_OBUF[2]
    G3                   OBUF (Prop_obuf_I_O)         0.786     4.553 r  static                              shift_high_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     4.553    static                              shift_high_out[2]
    G3                                                                r  static                              shift_high_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_high/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_high_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.350ns (43.103%)  route 1.783ns (56.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/DOADO[0]
                         net (fo=1, routed)           1.783     3.804    boundary                            shift_high_out_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         0.765     4.570 r  static                              shift_high_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     4.570    static                              shift_high_out[0]
    K1                                                                r  static                              shift_high_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.409ns (43.819%)  route 1.806ns (56.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[2]
                         net (fo=1, routed)           1.806     3.828    boundary                            shift_low_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         0.824     4.652 r  static                              shift_low_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     4.652    static                              shift_low_out[2]
    T9                                                                r  static                              shift_low_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_shift_low/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            shift_low_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.471ns  (logic 1.411ns (40.665%)  route 2.060ns (59.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.611     1.437    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.022 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/DOADO[3]
                         net (fo=1, routed)           2.060     4.081    boundary                            shift_low_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         0.826     4.908 r  static                              shift_low_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000     4.908    static                              shift_low_out[3]
    T10                                                               r  static                              shift_low_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift_low/RAMB36_inst/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.602ns  (logic 1.128ns (17.091%)  route 5.474ns (82.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 f  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 f  static                              rst_n_IBUF_inst/O
                         net (fo=39, routed)          5.113     6.117    boundary                            inst_shift_low/en
    SLICE_X62Y97         LUT1 (Prop_lut1_I0_O)        0.124     6.241 r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst_i_1/O
                         net (fo=2, routed)           0.361     6.602    reconfigurable                      inst_shift_low/ENA0
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/ENARDEN
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     4.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift_low/RAMB36_inst/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.526ns  (logic 1.004ns (15.391%)  route 5.521ns (84.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static                              rst_n_IBUF_inst/O
                         net (fo=39, routed)          5.521     6.526    boundary                            inst_shift_low/en
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.555     4.428    boundary                            inst_shift_low/clk
    RAMB36_X1Y19         RAMB36E1                                     r  reconfigurable pblock_inst_shift_low
                                                                                                             inst_shift_low/RAMB36_inst/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift_high/RAMB36_inst/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.128ns (18.886%)  route 4.846ns (81.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    D9                                                0.000     0.000 f  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 f  static                              rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.481     5.486    boundary                            inst_shift_high/en
    SLICE_X8Y103         LUT1 (Prop_lut1_I0_O)        0.124     5.610 r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst_i_1/O
                         net (fo=2, routed)           0.365     5.975    reconfigurable                      inst_shift_high/ENA0
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/ENARDEN
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              gclk (IN)
                         net (fo=0)                   0.000     0.000    static                              gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static                              gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static                              gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static                              gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.550     4.423    boundary                            inst_shift_high/clk
    RAMB36_X0Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift_high
                                                                                                             inst_shift_high/RAMB36_inst/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.004ns (17.227%)  route 4.826ns (82.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.826     5.830    static         rst_n_IBUF
    SLICE_X34Y93         FDRE                                         r  static         count_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  static         count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.004ns (17.227%)  route 4.826ns (82.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.826     5.830    static         rst_n_IBUF
    SLICE_X34Y93         FDRE                                         r  static         count_reg[1]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  static         count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.004ns (17.227%)  route 4.826ns (82.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.826     5.830    static         rst_n_IBUF
    SLICE_X34Y93         FDRE                                         r  static         count_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  static         count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.830ns  (logic 1.004ns (17.227%)  route 4.826ns (82.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.826     5.830    static         rst_n_IBUF
    SLICE_X34Y93         FDRE                                         r  static         count_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  static         count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 1.004ns (17.504%)  route 4.734ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.734     5.738    static         rst_n_IBUF
    SLICE_X34Y94         FDRE                                         r  static         count_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  static         count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 1.004ns (17.504%)  route 4.734ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.734     5.738    static         rst_n_IBUF
    SLICE_X34Y94         FDRE                                         r  static         count_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  static         count_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 1.004ns (17.504%)  route 4.734ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         1.004     1.004 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          4.734     5.738    static         rst_n_IBUF
    SLICE_X34Y94         FDRE                                         r  static         count_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     0.862 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.782    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.873 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519     4.393    static         gclk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  static         count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.161ns (8.657%)  route 1.700ns (91.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.700     1.861    static         rst_n_IBUF
    SLICE_X34Y101        FDRE                                         r  static         count_reg[32]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static         count_reg[32]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.161ns (8.657%)  route 1.700ns (91.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.700     1.861    static         rst_n_IBUF
    SLICE_X34Y101        FDRE                                         r  static         count_reg[33]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static         count_reg[33]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.161ns (8.657%)  route 1.700ns (91.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.700     1.861    static         rst_n_IBUF
    SLICE_X34Y101        FDRE                                         r  static         count_reg[34]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  static         count_reg[34]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.161ns (8.528%)  route 1.728ns (91.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.728     1.889    static         rst_n_IBUF
    SLICE_X34Y100        FDRE                                         r  static         count_reg[28]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.161ns (8.528%)  route 1.728ns (91.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.728     1.889    static         rst_n_IBUF
    SLICE_X34Y100        FDRE                                         r  static         count_reg[29]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.161ns (8.528%)  route 1.728ns (91.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.728     1.889    static         rst_n_IBUF
    SLICE_X34Y100        FDRE                                         r  static         count_reg[30]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.889ns  (logic 0.161ns (8.528%)  route 1.728ns (91.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.728     1.889    static         rst_n_IBUF
    SLICE_X34Y100        FDRE                                         r  static         count_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.948    static         gclk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  static         count_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.161ns (8.003%)  route 1.852ns (91.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.852     2.013    static         rst_n_IBUF
    SLICE_X34Y99         FDRE                                         r  static         count_reg[24]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     1.954    static         gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static         count_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.161ns (8.003%)  route 1.852ns (91.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.852     2.013    static         rst_n_IBUF
    SLICE_X34Y99         FDRE                                         r  static         count_reg[25]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     1.954    static         gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static         count_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.161ns (8.003%)  route 1.852ns (91.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    D9                                                0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n
    D9                   IBUF (Prop_ibuf_I_O)         0.161     0.161 r  static         rst_n_IBUF_inst/O
                         net (fo=39, routed)          1.852     2.013    static         rst_n_IBUF
    SLICE_X34Y99         FDRE                                         r  static         count_reg[26]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    E3                                                0.000     0.000 r  static         gclk (IN)
                         net (fo=0)                   0.000     0.000    static         gclk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static         gclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static         gclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static         gclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.842     1.954    static         gclk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  static         count_reg[26]/C





