<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='128' c='_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='40'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='50' c='_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoENS_8RegisterERKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='65' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='84' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='100' c='_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='323' c='_ZNK4llvm19MachineInstrBuilder16constrainAllUsesERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='504' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='39' ll='741'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='577' c='_ZNK4llvm16RegisterBankInfo10getRegBankEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='486'/>
<size>144</size>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='38'>/// Holds all the information related to register banks.</doc>
<mbr r='llvm::RegisterBankInfo::RegBanks' o='64' t='llvm::RegisterBank **'/>
<mbr r='llvm::RegisterBankInfo::NumRegBanks' o='128' t='unsigned int'/>
<mbr r='llvm::RegisterBankInfo::MapOfPartialMappings' o='192' t='DenseMap&lt;unsigned int, std::unique_ptr&lt;const PartialMapping&gt; &gt;'/>
<mbr r='llvm::RegisterBankInfo::MapOfValueMappings' o='384' t='DenseMap&lt;unsigned int, std::unique_ptr&lt;const ValueMapping&gt; &gt;'/>
<mbr r='llvm::RegisterBankInfo::MapOfOperandsMappings' o='576' t='DenseMap&lt;unsigned int, std::unique_ptr&lt;ValueMapping []&gt; &gt;'/>
<mbr r='llvm::RegisterBankInfo::MapOfInstructionMappings' o='768' t='DenseMap&lt;unsigned int, std::unique_ptr&lt;const InstructionMapping&gt; &gt;'/>
<mbr r='llvm::RegisterBankInfo::PhysRegMinimalRCs' o='960' t='DenseMap&lt;unsigned int, const llvm::TargetRegisterClass *&gt;'/>
<fun r='_ZN4llvm16RegisterBankInfoC1EPPNS_12RegisterBankEj'/>
<fun r='_ZN4llvm16RegisterBankInfoC1Ev'/>
<fun r='_ZN4llvm16RegisterBankInfo10getRegBankEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassENS_8RegisterERKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE'/>
<fun r='_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE'/>
<fun r='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_'/>
<fun r='_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE'/>
<fun r='_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE'/>
<fun r='_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_19MachineRegisterInfoE'/>
<fun r='_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE'/>
<fun r='_ZNK4llvm16RegisterBankInfo16applyMappingImplERKNS0_14OperandsMapperE'/>
<fun r='_ZN4llvm16RegisterBankInfoD1Ev'/>
<fun r='_ZNK4llvm16RegisterBankInfo10getRegBankEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo14getNumRegBanksEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE'/>
<fun r='_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<fun r='_ZNK4llvm16RegisterBankInfo10cannotCopyERKNS_12RegisterBankES3_j'/>
<fun r='_ZNK4llvm16RegisterBankInfo16getBreakDownCostERKNS0_12ValueMappingEPKNS_12RegisterBankE'/>
<fun r='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<smbr r='llvm::RegisterBankInfo::DefaultMappingID' t='const unsigned int'/>
<smbr r='llvm::RegisterBankInfo::InvalidMappingID' t='const unsigned int'/>
<fun r='_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo12applyMappingERKNS0_14OperandsMapperE'/>
<fun r='_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='605' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE'/>
<size>144</size>
<smbr r='llvm::RegisterBankInfo::DefaultMappingID' t='const unsigned int'/>
<smbr r='llvm::RegisterBankInfo::InvalidMappingID' t='const unsigned int'/>
<fun r='_ZN4llvm16RegisterBankInfoC1EPPNS_12RegisterBankEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo6verifyERKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassENS_8RegisterERKNS_18TargetRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo25getRegBankFromConstraintsERKNS_12MachineInstrEjRKNS_15TargetInstrInfoERKNS_19MachineRegisterInfoE'/>
<fun r='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<fun r='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo17getPartialMappingEjjRKNS_12RegisterBankE'/>
<fun r='_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE'/>
<fun r='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_'/>
<fun r='_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE'/>
<fun r='_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE'/>
<fun r='_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo24getInstrPossibleMappingsERKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<fun r='_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE'/>
<fun r='_ZNK4llvm16RegisterBankInfo13getSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='39' c='_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoENS_8RegisterERKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='50' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='95' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='136' c='_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<size>144</size>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='291' c='_ZN4llvm23PerTargetMIParsingState18initNames2RegBanksEv'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='272'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='308' c='_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv'/>
<size>144</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='25' c='llvm::AArch64GenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='25'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp' l='253' c='_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv'/>
<size>144</size>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='55' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='462' c='_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='779' c='_ZL10copySubRegRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoENS_8RegisterEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='806' c='_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='831' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='70'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='240' c='_ZNK4llvm12GCNSubtarget14getRegBankInfoEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='34' c='llvm::AMDGPUGenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='34'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='570' c='_ZNK4llvm12ARMSubtarget14getRegBankInfoEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='584'/>
<size>144</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.h' l='25' c='llvm::ARMGenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.h' l='25'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='188' c='_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='213' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='235' c='_ZL17selectMergeValuesRN4llvm19MachineInstrBuilderERKNS_16ARMBaseInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='266' c='_ZL19selectUnmergeValuesRN4llvm19MachineInstrBuilderERKNS_16ARMBaseInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='139' c='_ZNK4llvm12ARMSubtarget14getRegBankInfoEv'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='400'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.h' l='406' c='_ZNK4llvm13MipsSubtarget14getRegBankInfoEv'/>
<size>144</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h' l='25' c='llvm::MipsGenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h' l='25'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='509' c='_ZNK4llvm17MipsLegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='371' c='_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='289' c='_ZNK4llvm13MipsSubtarget14getRegBankInfoEv'/>
<size>144</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/GISel/PPCRegisterBankInfo.h' l='27' c='llvm::PPCGenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCRegisterBankInfo.h' l='27'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='170'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='412' c='_ZNK4llvm12PPCSubtarget14getRegBankInfoEv'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='253' c='_ZNK4llvm12PPCSubtarget14getRegBankInfoEv'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.h' l='143'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.h' l='149' c='_ZNK4llvm14RISCVSubtarget14getRegBankInfoEv'/>
<size>144</size>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h' l='25' c='llvm::RISCVGenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h' l='25'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.cpp' l='81' c='_ZNK4llvm14RISCVSubtarget14getRegBankInfoEv'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='500'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='580' c='_ZNK4llvm12X86Subtarget14getRegBankInfoEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='25' c='llvm::X86GenRegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='25'/>
<size>144</size>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.cpp' l='337' c='_ZNK4llvm12X86Subtarget14getRegBankInfoEv'/>
<size>144</size>
