#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60fd87353490 .scope module, "register_file" "register_file" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "rd_data";
    .port_info 7 /OUTPUT 64 "rs1_data";
    .port_info 8 /OUTPUT 64 "rs2_data";
o0x799a2a285018 .functor BUFZ 1, C4<z>; HiZ drive
v0x60fd87381f00_0 .net "clk", 0 0, o0x799a2a285018;  0 drivers
v0x60fd873ac100_0 .var/i "i", 31 0;
o0x799a2a285078 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x60fd873ac1e0_0 .net "rd_addr", 4 0, o0x799a2a285078;  0 drivers
o0x799a2a2850a8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x60fd873ac2a0_0 .net "rd_data", 63 0, o0x799a2a2850a8;  0 drivers
o0x799a2a2850d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60fd873ac380_0 .net "reg_write", 0 0, o0x799a2a2850d8;  0 drivers
v0x60fd873ac490 .array "registers", 31 0, 63 0;
o0x799a2a285708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x60fd873ac950_0 .net "rs1_addr", 4 0, o0x799a2a285708;  0 drivers
v0x60fd873aca30_0 .var "rs1_data", 63 0;
o0x799a2a285768 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x60fd873acb10_0 .net "rs2_addr", 4 0, o0x799a2a285768;  0 drivers
v0x60fd873acbf0_0 .var "rs2_data", 63 0;
o0x799a2a2857c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60fd873accd0_0 .net "rst", 0 0, o0x799a2a2857c8;  0 drivers
E_0x60fd8738c730 .event posedge, v0x60fd87381f00_0;
v0x60fd873ac490_0 .array/port v0x60fd873ac490, 0;
v0x60fd873ac490_1 .array/port v0x60fd873ac490, 1;
v0x60fd873ac490_2 .array/port v0x60fd873ac490, 2;
E_0x60fd8738d940/0 .event anyedge, v0x60fd873ac950_0, v0x60fd873ac490_0, v0x60fd873ac490_1, v0x60fd873ac490_2;
v0x60fd873ac490_3 .array/port v0x60fd873ac490, 3;
v0x60fd873ac490_4 .array/port v0x60fd873ac490, 4;
v0x60fd873ac490_5 .array/port v0x60fd873ac490, 5;
v0x60fd873ac490_6 .array/port v0x60fd873ac490, 6;
E_0x60fd8738d940/1 .event anyedge, v0x60fd873ac490_3, v0x60fd873ac490_4, v0x60fd873ac490_5, v0x60fd873ac490_6;
v0x60fd873ac490_7 .array/port v0x60fd873ac490, 7;
v0x60fd873ac490_8 .array/port v0x60fd873ac490, 8;
v0x60fd873ac490_9 .array/port v0x60fd873ac490, 9;
v0x60fd873ac490_10 .array/port v0x60fd873ac490, 10;
E_0x60fd8738d940/2 .event anyedge, v0x60fd873ac490_7, v0x60fd873ac490_8, v0x60fd873ac490_9, v0x60fd873ac490_10;
v0x60fd873ac490_11 .array/port v0x60fd873ac490, 11;
v0x60fd873ac490_12 .array/port v0x60fd873ac490, 12;
v0x60fd873ac490_13 .array/port v0x60fd873ac490, 13;
v0x60fd873ac490_14 .array/port v0x60fd873ac490, 14;
E_0x60fd8738d940/3 .event anyedge, v0x60fd873ac490_11, v0x60fd873ac490_12, v0x60fd873ac490_13, v0x60fd873ac490_14;
v0x60fd873ac490_15 .array/port v0x60fd873ac490, 15;
v0x60fd873ac490_16 .array/port v0x60fd873ac490, 16;
v0x60fd873ac490_17 .array/port v0x60fd873ac490, 17;
v0x60fd873ac490_18 .array/port v0x60fd873ac490, 18;
E_0x60fd8738d940/4 .event anyedge, v0x60fd873ac490_15, v0x60fd873ac490_16, v0x60fd873ac490_17, v0x60fd873ac490_18;
v0x60fd873ac490_19 .array/port v0x60fd873ac490, 19;
v0x60fd873ac490_20 .array/port v0x60fd873ac490, 20;
v0x60fd873ac490_21 .array/port v0x60fd873ac490, 21;
v0x60fd873ac490_22 .array/port v0x60fd873ac490, 22;
E_0x60fd8738d940/5 .event anyedge, v0x60fd873ac490_19, v0x60fd873ac490_20, v0x60fd873ac490_21, v0x60fd873ac490_22;
v0x60fd873ac490_23 .array/port v0x60fd873ac490, 23;
v0x60fd873ac490_24 .array/port v0x60fd873ac490, 24;
v0x60fd873ac490_25 .array/port v0x60fd873ac490, 25;
v0x60fd873ac490_26 .array/port v0x60fd873ac490, 26;
E_0x60fd8738d940/6 .event anyedge, v0x60fd873ac490_23, v0x60fd873ac490_24, v0x60fd873ac490_25, v0x60fd873ac490_26;
v0x60fd873ac490_27 .array/port v0x60fd873ac490, 27;
v0x60fd873ac490_28 .array/port v0x60fd873ac490, 28;
v0x60fd873ac490_29 .array/port v0x60fd873ac490, 29;
v0x60fd873ac490_30 .array/port v0x60fd873ac490, 30;
E_0x60fd8738d940/7 .event anyedge, v0x60fd873ac490_27, v0x60fd873ac490_28, v0x60fd873ac490_29, v0x60fd873ac490_30;
v0x60fd873ac490_31 .array/port v0x60fd873ac490, 31;
E_0x60fd8738d940/8 .event anyedge, v0x60fd873ac490_31, v0x60fd873acb10_0;
E_0x60fd8738d940 .event/or E_0x60fd8738d940/0, E_0x60fd8738d940/1, E_0x60fd8738d940/2, E_0x60fd8738d940/3, E_0x60fd8738d940/4, E_0x60fd8738d940/5, E_0x60fd8738d940/6, E_0x60fd8738d940/7, E_0x60fd8738d940/8;
S_0x60fd87381d20 .scope begin, "reset_loop" "reset_loop" 2 56, 2 56 0, S_0x60fd87353490;
 .timescale 0 0;
    .scope S_0x60fd87353490;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60fd873ac100_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x60fd873ac100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60fd873ac100_0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %load/vec4 v0x60fd873ac100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60fd873ac100_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60fd873ac490, 4, 0;
    %vpi_call 2 30 "$display", "Register Initialization testing:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60fd873ac100_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x60fd873ac100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_call 2 32 "$display", "Register %0d: %h", v0x60fd873ac100_0, &A<v0x60fd873ac490, v0x60fd873ac100_0 > {0 0 0};
    %load/vec4 v0x60fd873ac100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60fd873ac100_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0x60fd87353490;
T_1 ;
    %wait E_0x60fd8738d940;
    %load/vec4 v0x60fd873ac950_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x60fd873ac950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x60fd873ac490, 4;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x60fd873aca30_0, 0, 64;
    %load/vec4 v0x60fd873acb10_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x60fd873acb10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x60fd873ac490, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x60fd873acbf0_0, 0, 64;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x60fd87353490;
T_2 ;
    %wait E_0x60fd8738c730;
    %load/vec4 v0x60fd873accd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60fd873ac100_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x60fd873ac100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %fork t_1, S_0x60fd87381d20;
    %jmp t_0;
    .scope S_0x60fd87381d20;
t_1 ;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x60fd873ac100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %end;
    .scope S_0x60fd87353490;
t_0 %join;
    %load/vec4 v0x60fd873ac100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60fd873ac100_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60fd873ac380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x60fd873ac1e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x60fd873ac2a0_0;
    %load/vec4 v0x60fd873ac1e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60fd873ac490, 0, 4;
    %vpi_call 2 73 "$display", "Register Write: x%0d (rd addr) = %h (rd data)", v0x60fd873ac1e0_0, v0x60fd873ac2a0_0 {0 0 0};
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register_file.v";
