
---------- Begin Simulation Statistics ----------
final_tick                               100362914616001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 665797                       # Simulator instruction rate (inst/s)
host_mem_usage                                2012688                       # Number of bytes of host memory used
host_op_rate                                   785690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10668.83                       # Real time elapsed on the host
host_tick_rate                              150559525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7103272314                       # Number of instructions simulated
sim_ops                                    8382392223                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.606293                       # Number of seconds simulated
sim_ticks                                1606293430001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes     12353536                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages         3016                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs         3016                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes        73728                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           18                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           18                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |      193401    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total       193401                      
system.ruby.DMA_Controller.I.allocI_store |        1152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1152                      
system.ruby.DMA_Controller.I.deallocnet0from_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total          832                      
system.ruby.DMA_Controller.I.deallocnet2from_in |      192698    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total       192698                      
system.ruby.DMA_Controller.M.allocTBE    |        1152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1152                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |        1152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total         1152                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       12360    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        12360                      
system.ruby.DMA_Controller.S.SloadSEvent |         491    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total          491                      
system.ruby.DMA_Controller.S.allocTBE    |      192701    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total       192701                      
system.ruby.DMA_Controller.S.deallocTBE  |         320    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          320                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |      193038    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total       193038                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |         363    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total          363                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |      559083    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total       559083                      
system.ruby.DMA_Controller.SloadSEvent   |         491    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total          491                      
system.ruby.DMA_Controller.Stallmandatory_in |      571443    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       571443                      
system.ruby.DMA_Controller.allocI_load   |      193401    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total       193401                      
system.ruby.DMA_Controller.allocI_store  |        1152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1152                      
system.ruby.DMA_Controller.allocTBE      |      193853    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total       193853                      
system.ruby.DMA_Controller.deallocTBE    |         320    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          320                      
system.ruby.DMA_Controller.deallocnet0from_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total          832                      
system.ruby.DMA_Controller.deallocnet2from_in |      192698    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total       192698                      
system.ruby.DMA_Controller.externalloadSnet0from_in |      193038    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total       193038                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |         363    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total          363                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |        1152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total         1152                      
system.ruby.Directory_Controller.I.allocTBE |     6071333     25.79%     25.79% |     6033507     25.63%     51.43% |     5773071     24.53%     75.95% |     5660799     24.05%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     23538710                      
system.ruby.Directory_Controller.I.deallocTBE |     6070471     25.79%     25.79% |     6032655     25.63%     51.43% |     5772207     24.53%     75.95% |     5659888     24.05%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     23535221                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        2955     19.48%     19.48% |        9307     61.36%     80.84% |        1942     12.80%     93.64% |         965      6.36%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total        15169                      
system.ruby.Directory_Controller.M.allocTBE |     3092300     24.99%     24.99% |     3129369     25.29%     50.28% |     3082750     24.91%     75.19% |     3069322     24.81%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     12373741                      
system.ruby.Directory_Controller.M.deallocTBE |     3092457     24.99%     24.99% |     3129510     25.29%     50.28% |     3082904     24.91%     75.19% |     3069496     24.81%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     12374367                      
system.ruby.Directory_Controller.M_GetS.Progress |       30481     21.06%     21.06% |       49302     34.07%     55.13% |       46854     32.38%     87.51% |       18070     12.49%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total       144707                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         577     23.67%     23.67% |         151      6.19%     29.86% |        1115     45.73%     75.59% |         595     24.41%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         2438                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |        8491     30.85%     30.85% |        9634     35.00%     65.86% |        5272     19.16%     85.01% |        4125     14.99%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total        27522                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           4     16.00%     16.00% |          15     60.00%     76.00% |           0      0.00%     76.00% |           6     24.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total           25                      
system.ruby.Directory_Controller.Progress |       30481     21.06%     21.06% |       49302     34.07%     55.13% |       46854     32.38%     87.51% |       18070     12.49%    100.00%
system.ruby.Directory_Controller.Progress::total       144707                      
system.ruby.Directory_Controller.S.allocTBE |     7086695     25.81%     25.81% |     6949055     25.31%     51.13% |     6791972     24.74%     75.87% |     6624294     24.13%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     27452016                      
system.ruby.Directory_Controller.S.deallocTBE |     7087400     25.81%     25.81% |     6949766     25.31%     51.13% |     6792682     24.74%     75.87% |     6625031     24.13%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     27454879                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           2      2.17%      2.17% |           6      6.52%      8.70% |          84     91.30%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total           92                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |          62      6.74%      6.74% |         445     48.37%     55.11% |         378     41.09%     96.20% |          35      3.80%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total          920                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           7     25.93%     25.93% |          12     44.44%     70.37% |           4     14.81%     85.19% |           4     14.81%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total           27                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |       11211     34.18%     34.18% |       11756     35.84%     70.02% |        4974     15.16%     85.19% |        4859     14.81%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total        32800                      
system.ruby.Directory_Controller.Stallreqto_in |       23309     29.51%     29.51% |       31326     39.65%     69.16% |       13769     17.43%     86.59% |       10593     13.41%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        78997                      
system.ruby.Directory_Controller.allocTBE |    16250328     25.65%     25.65% |    16111931     25.43%     51.07% |    15647793     24.69%     75.77% |    15354415     24.23%    100.00%
system.ruby.Directory_Controller.allocTBE::total     63364467                      
system.ruby.Directory_Controller.deallocTBE |    16250328     25.65%     25.65% |    16111931     25.43%     51.07% |    15647793     24.69%     75.77% |    15354415     24.23%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     63364467                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2913504207                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2913504207    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2913504207                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2923297133                      
system.ruby.IFETCH.latency_hist_seqr     |  2923297133    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2923297133                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      9792926                      
system.ruby.IFETCH.miss_latency_hist_seqr |     9792926    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      9792926                      
system.ruby.L1Cache_Controller.I.allocI_load |     4528355     20.50%     20.50% |     4570772     20.69%     41.19% |     4621954     20.92%     62.11% |     8369785     37.89%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     22090866                      
system.ruby.L1Cache_Controller.I.allocI_store |     1811483     27.23%     27.23% |     1578170     23.72%     50.96% |     1706089     25.65%     76.61% |     1556225     23.39%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      6651967                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |     3152771     25.78%     25.78% |     3085889     25.24%     51.02% |     3183650     26.04%     77.05% |     2805802     22.95%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total     12228112                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |          24     28.24%     28.24% |          20     23.53%     51.76% |          20     23.53%     75.29% |          21     24.71%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total           85                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |     3186025     19.30%     19.30% |     3062085     18.55%     37.84% |     3143397     19.04%     56.88% |     7119166     43.12%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total     16510673                      
system.ruby.L1Cache_Controller.I_evict.Progress |          24     28.24%     28.24% |          20     23.53%     51.76% |          20     23.53%     75.29% |          21     24.71%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total           85                      
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in |          25     25.51%     25.51% |          17     17.35%     42.86% |          27     27.55%     70.41% |          29     29.59%    100.00%
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in::total           98                      
system.ruby.L1Cache_Controller.I_store.Progress |          75     24.27%     24.27% |          86     27.83%     52.10% |          75     24.27%     76.38% |          73     23.62%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total          309                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |         159     25.20%     25.20% |         206     32.65%     57.84% |         153     24.25%     82.09% |         113     17.91%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total          631                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |        6093     43.82%     43.82% |        1821     13.10%     56.92% |        4133     29.73%     86.64% |        1857     13.36%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total        13904                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in |          43     29.05%     29.05% |          32     21.62%     50.68% |          36     24.32%     75.00% |          37     25.00%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in::total          148                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   117971063     26.89%     26.89% |   111930691     25.51%     52.41% |   109024031     24.85%     77.26% |    99773331     22.74%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    438699116                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    87666434     26.36%     26.36% |    80870377     24.31%     50.67% |    82447598     24.79%     75.46% |    81621625     24.54%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    332606034                      
system.ruby.L1Cache_Controller.M.allocTBE |     3194005     25.82%     25.82% |     3121389     25.23%     51.04% |     3220294     26.03%     77.07% |     2836816     22.93%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     12372504                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |     3140374     25.81%     25.81% |     3073027     25.25%     51.06% |     3167123     26.03%     77.09% |     2788505     22.91%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total     12169029                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       53786     26.35%     26.35% |       48502     23.76%     50.12% |       53306     26.12%     76.23% |       48507     23.77%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       204101                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |       10018     24.52%     24.52% |       10215     25.00%     49.52% |       11413     27.93%     77.45% |        9213     22.55%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        40859                      
system.ruby.L1Cache_Controller.MloadMEvent |   117971063     26.89%     26.89% |   111930691     25.51%     52.41% |   109024031     24.85%     77.26% |    99773331     22.74%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    438699116                      
system.ruby.L1Cache_Controller.MstoreMEvent |    87666434     26.36%     26.36% |    80870377     24.31%     50.67% |    82447598     24.79%     75.46% |    81621625     24.54%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    332606034                      
system.ruby.L1Cache_Controller.Progress  |     1433200     24.35%     24.35% |     1579080     26.83%     51.18% |     1554423     26.41%     77.60% |     1318410     22.40%    100.00%
system.ruby.L1Cache_Controller.Progress::total      5885113                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   809540647     26.28%     26.28% |   775392278     25.17%     51.46% |   780536072     25.34%     76.80% |   714561848     23.20%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   3080030845                      
system.ruby.L1Cache_Controller.S.allocTBE |     4568722     20.55%     20.55% |     4605460     20.72%     41.27% |     4657754     20.95%     62.22% |     8399963     37.78%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     22231899                      
system.ruby.L1Cache_Controller.S.deallocTBE |       41230     28.56%     28.56% |       35496     24.59%     53.15% |       36641     25.38%     78.53% |       31002     21.47%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total       144369                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |     4496159     20.49%     20.49% |     4535950     20.67%     41.16% |     4585406     20.89%     62.05% |     8329007     37.95%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total     21946522                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |       32196     22.31%     22.31% |       34822     24.12%     46.43% |       36548     25.32%     71.75% |       40778     28.25%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total       144344                      
system.ruby.L1Cache_Controller.S_evict.Progress |           4     22.22%     22.22% |           4     22.22%     44.44% |           2     11.11%     55.56% |           8     44.44%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           18                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        4581     23.23%     23.23% |        4572     23.19%     46.42% |        5212     26.43%     72.85% |        5354     27.15%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total        19719                      
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in |           2     22.22%     22.22% |           3     33.33%     55.56% |           0      0.00%     55.56% |           4     44.44%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallnet1from_in::total            9                      
system.ruby.L1Cache_Controller.S_store.Progress |     1382677     24.17%     24.17% |     1543359     26.98%     51.14% |     1514340     26.47%     77.61% |     1280789     22.39%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      5721165                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |         287     28.47%     28.47% |         299     29.66%     58.13% |         207     20.54%     78.67% |         215     21.33%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total         1008                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |       44327     29.62%     29.62% |       33790     22.58%     52.21% |       35853     23.96%     76.17% |       35662     23.83%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total       149632                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |        6349     53.55%     53.55% |        2693     22.71%     76.27% |        1670     14.09%     90.35% |        1144      9.65%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total        11856                      
system.ruby.L1Cache_Controller.SloadSEvent |   809540647     26.28%     26.28% |   775392278     25.17%     51.46% |   780536072     25.34%     76.80% |   714561848     23.20%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   3080030845                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       14624     24.10%     24.10% |       14804     24.40%     48.50% |       16652     27.44%     75.94% |       14596     24.06%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        60676                      
system.ruby.L1Cache_Controller.Stallnet0from_in |        6838     50.12%     50.12% |        3230     23.68%     73.80% |        2066     15.14%     88.94% |        1509     11.06%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total        13643                      
system.ruby.L1Cache_Controller.Stallnet1from_in |           2     22.22%     22.22% |           3     33.33%     55.56% |           0      0.00%     55.56% |           4     44.44%    100.00%
system.ruby.L1Cache_Controller.Stallnet1from_in::total            9                      
system.ruby.L1Cache_Controller.allocI_load |     4528355     20.50%     20.50% |     4570772     20.69%     41.19% |     4621954     20.92%     62.11% |     8369785     37.89%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     22090866                      
system.ruby.L1Cache_Controller.allocI_store |     1811483     27.23%     27.23% |     1578170     23.72%     50.96% |     1706089     25.65%     76.61% |     1556225     23.39%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      6651967                      
system.ruby.L1Cache_Controller.allocTBE  |     7762727     22.43%     22.43% |     7726849     22.33%     44.76% |     7878048     22.77%     67.53% |    11236779     32.47%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     34604403                      
system.ruby.L1Cache_Controller.deallocTBE |       41230     28.56%     28.56% |       35496     24.59%     53.15% |       36641     25.38%     78.53% |       31002     21.47%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total       144369                      
system.ruby.L1Cache_Controller.deallocnet0from_in |     3152771     25.78%     25.78% |     3085889     25.24%     51.02% |     3183650     26.04%     77.05% |     2805802     22.95%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total     12228112                      
system.ruby.L1Cache_Controller.deallocnet1from_in |          24     28.24%     28.24% |          20     23.53%     51.76% |          20     23.53%     75.29% |          21     24.71%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total           85                      
system.ruby.L1Cache_Controller.deallocnet2from_in |     3186025     19.30%     19.30% |     3062085     18.55%     37.84% |     3143397     19.04%     56.88% |     7119166     43.12%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total     16510673                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |     4496159     20.49%     20.49% |     4535950     20.67%     41.16% |     4585406     20.89%     62.05% |     8329007     37.95%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total     21946522                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |       32196     22.31%     22.31% |       34822     24.12%     46.43% |       36548     25.32%     71.75% |       40778     28.25%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total       144344                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |     3140374     25.81%     25.81% |     3073027     25.25%     51.06% |     3167123     26.03%     77.09% |     2788505     22.91%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total     12169029                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       53786     26.35%     26.35% |       48502     23.76%     50.12% |       53306     26.12%     76.23% |       48507     23.77%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       204101                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    605225754                      
system.ruby.LD.hit_latency_hist_seqr     |   605225754    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    605225754                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    617523694                      
system.ruby.LD.latency_hist_seqr         |   617523694    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     617523694                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     12297940                      
system.ruby.LD.miss_latency_hist_seqr    |    12297940    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     12297940                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      1109156                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     1109156    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      1109156                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      1466385                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     1466385    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      1466385                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       357229                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      357229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       357229                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      1466385                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     1466385    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      1466385                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      1466385                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     1466385    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      1466385                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     16004002                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    16004002    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     16004002                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     16433190                      
system.ruby.RMW_Read.latency_hist_seqr   |    16433190    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     16433190                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       429188                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      429188    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       429188                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    314026491                      
system.ruby.ST.hit_latency_hist_seqr     |   314026491    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    314026491                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    325613204                      
system.ruby.ST.latency_hist_seqr         |   325613204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     325613204                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples     11586713                      
system.ruby.ST.miss_latency_hist_seqr    |    11586713    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     11586713                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.016912                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3016.547370                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.005761                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3000.251610                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.008142                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.978713                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.005131                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5633.886346                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003707                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 14117.668677                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003716                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999840                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.016836                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3018.156697                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.005815                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3000.269416                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.007988                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.996724                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.005113                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5517.174910                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.003695                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14521.243768                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003705                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999972                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.017126                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3035.145781                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.005703                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3000.655715                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.007680                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.963323                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.004914                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5453.689828                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003595                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999763                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14583.683578                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003603                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999737                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.016980                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3038.526507                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.005732                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3000.691657                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.007345                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.996350                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.004812                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5424.991941                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003559                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 14704.450696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003568                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999972                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles       174439                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.002131                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 30141.692859                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time 102369.870376                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 119098.387536                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  7036.338056                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.001029                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   587.889639                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 57879.501247                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   495.706769                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3851335995                      
system.ruby.hit_latency_hist_seqr        |  3851335995    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3851335995                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            60                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.379670                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3362.101183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs    58.086824                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 13117.394294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000990                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16510.758605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.000992                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6436.500361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.004361                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.935850                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14351.766153                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   792.474391                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            45                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.363456                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  3117.537652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs    50.463430                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 14113.587798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000966                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16516.139625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000953                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6572.805875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.004290                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14492.891691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   621.211125                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            27                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.366503                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3212.592284                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs    62.136234                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 13797.534175                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000997                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16652.630012                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000978                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6523.047989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.004391                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14433.387496                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   604.200124                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            30                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.365665                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  4199.804388                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs    49.480049                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 14504.020749                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000878                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16528.609405                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.002216                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6569.709280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.006562                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.974904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14496.120162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   634.989806                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3885799991                      
system.ruby.latency_hist_seqr            |  3885799991    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3885799991                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     34463996                      
system.ruby.miss_latency_hist_seqr       |    34463996    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     34463996                      
system.ruby.network.average_flit_latency    17.014628                      
system.ruby.network.average_flit_network_latency    12.642806                      
system.ruby.network.average_flit_queueing_latency     4.371822                      
system.ruby.network.average_flit_vnet_latency |   14.421649                       |   15.025113                       |    5.034761                       |   15.593345                       |   10.446006                      
system.ruby.network.average_flit_vqueue_latency |    6.440446                       |    6.004733                       |    6.000001                       |    1.305006                       |    1.029932                      
system.ruby.network.average_hops             1.007099                      
system.ruby.network.average_packet_latency    16.107316                      
system.ruby.network.average_packet_network_latency    12.504050                      
system.ruby.network.average_packet_queueing_latency     3.603267                      
system.ruby.network.average_packet_vnet_latency |   18.144192                       |   25.039133                       |    5.034761                       |   25.641640                       |    8.858524                      
system.ruby.network.average_packet_vqueue_latency |    6.315958                       |    6.004733                       |    6.000001                       |    1.305006                       |    1.046058                      
system.ruby.network.avg_link_utilization     0.295730                      
system.ruby.network.avg_vc_load          |    0.085802     29.01%     29.01% |    0.009947      3.36%     32.38% |    0.009725      3.29%     35.67% |    0.009723      3.29%     38.95% |    0.043069     14.56%     53.52% |    0.004854      1.64%     55.16% |    0.004791      1.62%     56.78% |    0.004791      1.62%     58.40% |    0.011694      3.95%     62.35% |    0.001335      0.45%     62.80% |    0.001313      0.44%     63.25% |    0.001309      0.44%     63.69% |    0.001850      0.63%     64.32% |    0.000361      0.12%     64.44% |    0.000213      0.07%     64.51% |    0.000201      0.07%     64.58% |    0.077351     26.16%     90.73% |    0.009949      3.36%     94.10% |    0.008744      2.96%     97.06% |    0.008709      2.94%    100.00%
system.ruby.network.avg_vc_load::total       0.295730                      
system.ruby.network.ext_in_link_utilization    315938471                      
system.ruby.network.ext_out_link_utilization    315938470                      
system.ruby.network.flit_network_latency |  1774893281                       |   924867834                       |    84099445                       |    40253519                       |  1170234742                      
system.ruby.network.flit_queueing_latency |   792635104                       |   369620112                       |   100222581                       |     3368815                       |   115380177                      
system.ruby.network.flits_injected       |   123071456     38.95%     38.95% |    61554800     19.48%     58.44% |    16703761      5.29%     63.72% |     2581455      0.82%     64.54% |   112026999     35.46%    100.00%
system.ruby.network.flits_injected::total    315938471                      
system.ruby.network.flits_received       |   123071456     38.95%     38.95% |    61554800     19.48%     58.44% |    16703760      5.29%     63.72% |     2581455      0.82%     64.54% |   112026999     35.46%    100.00%
system.ruby.network.flits_received::total    315938470                      
system.ruby.network.int_link_utilization    318181299                      
system.ruby.network.packet_network_latency |   626214431                       |   308257464                       |    84099445                       |    13238548                       |   561315633                      
system.ruby.network.packet_queueing_latency |   217984036                       |    73924432                       |   100222581                       |      673763                       |    66282921                      
system.ruby.network.packets_injected     |    34513216     27.09%     27.09% |    12311028      9.66%     36.75% |    16703761     13.11%     49.86% |      516291      0.41%     50.27% |    63364467     49.73%    100.00%
system.ruby.network.packets_injected::total    127408763                      
system.ruby.network.packets_received     |    34513216     27.09%     27.09% |    12311028      9.66%     36.75% |    16703760     13.11%     49.86% |      516291      0.41%     50.27% |    63364467     49.73%    100.00%
system.ruby.network.packets_received::total    127408762                      
system.ruby.network.routers0.buffer_reads    153739865                      
system.ruby.network.routers0.buffer_writes    153739865                      
system.ruby.network.routers0.crossbar_activity    153739865                      
system.ruby.network.routers0.sw_input_arbiter_activity    154504897                      
system.ruby.network.routers0.sw_output_arbiter_activity    153739865                      
system.ruby.network.routers1.buffer_reads    157826125                      
system.ruby.network.routers1.buffer_writes    157826125                      
system.ruby.network.routers1.crossbar_activity    157826125                      
system.ruby.network.routers1.sw_input_arbiter_activity    158105975                      
system.ruby.network.routers1.sw_output_arbiter_activity    157826125                      
system.ruby.network.routers2.buffer_reads    152345322                      
system.ruby.network.routers2.buffer_writes    152345322                      
system.ruby.network.routers2.crossbar_activity    152345322                      
system.ruby.network.routers2.sw_input_arbiter_activity    152723963                      
system.ruby.network.routers2.sw_output_arbiter_activity    152345322                      
system.ruby.network.routers3.buffer_reads    170208458                      
system.ruby.network.routers3.buffer_writes    170208458                      
system.ruby.network.routers3.crossbar_activity    170208458                      
system.ruby.network.routers3.sw_input_arbiter_activity    170488743                      
system.ruby.network.routers3.sw_output_arbiter_activity    170208458                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3885799992                      
system.ruby.outstanding_req_hist_seqr::mean     1.000147                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000102                      
system.ruby.outstanding_req_hist_seqr::stdev     0.012110                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3885230089     99.99%     99.99% |      569903      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3885799992                      
system.switch_cpus0.Branches                 73810570                       # Number of branches fetched
system.switch_cpus0.committedInsts          562141540                       # Number of instructions committed
system.switch_cpus0.committedOps            880218580                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          163059303                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               433557                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           87276621                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               115016                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.085790                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          771845248                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                76374                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.914210                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3212586743                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2936979606.037748                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    428822429                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    354622461                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     61016157                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      11929892                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             11929892                       # number of float instructions
system.switch_cpus0.num_fp_register_reads      9738375                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      3241423                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            6811784                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      275607136.962252                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    874116351                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           874116351                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1937761107                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    713192608                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          162503949                       # Number of load instructions
system.switch_cpus0.num_mem_refs            249676739                       # number of memory refs
system.switch_cpus0.num_store_insts          87172790                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      3985197      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        626263462     71.07%     71.52% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          578041      0.07%     71.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           208799      0.02%     71.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         170895      0.02%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           3024      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          338404      0.04%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           10101      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             396      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           5666      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           253      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.67% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       159789358     18.13%     89.80% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       78487511      8.91%     98.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2714591      0.31%     99.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      8685279      0.99%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         881240977                       # Class of executed instruction
system.switch_cpus1.Branches                 71965342                       # Number of branches fetched
system.switch_cpus1.committedInsts          534733377                       # Number of instructions committed
system.switch_cpus1.committedOps            843493529                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          158846003                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               414526                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           80030272                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               107286                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.128967                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          735689857                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                74132                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.871033                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3212202797                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2797933818.273551                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    419292409                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    337351570                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     60095947                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       8380379                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              8380379                       # number of float instructions
system.switch_cpus1.num_fp_register_reads      7564318                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      1769111                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            6476073                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      414268978.726448                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    838405582                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           838405582                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1851515200                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    687469079                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          158326756                       # Number of load instructions
system.switch_cpus1.num_mem_refs            238259698                       # number of memory refs
system.switch_cpus1.num_store_insts          79932942                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2798210      0.33%      0.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        601560920     71.29%     71.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          557493      0.07%     71.69% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           184502      0.02%     71.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         153156      0.02%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           2560      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          305292      0.04%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            8056      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             386      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5516      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift          1116      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     71.76% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       157034828     18.61%     90.37% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       73324236      8.69%     99.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      1291928      0.15%     99.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      6608706      0.78%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         843836905                       # Class of executed instruction
system.switch_cpus2.Branches                 78356750                       # Number of branches fetched
system.switch_cpus2.committedInsts          540933459                       # Number of instructions committed
system.switch_cpus2.committedOps            864532935                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          158052814                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               428884                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           81494755                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               112318                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.119769                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          738921353                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                76346                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.880231                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3210895851                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2826328861.081873                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    455638268                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    340853950                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     65523816                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       8929311                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              8929311                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      8084320                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1904179                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            7127363                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      384566989.918127                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    858614271                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           858614271                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1870609210                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    700192529                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          157520153                       # Number of load instructions
system.switch_cpus2.num_mem_refs            238916958                       # number of memory refs
system.switch_cpus2.num_store_insts          81396805                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      3110339      0.36%      0.36% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        621482838     71.86%     72.22% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          602244      0.07%     72.29% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           229914      0.03%     72.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         173596      0.02%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           3184      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     72.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          343438      0.04%     72.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu            8247      0.00%     72.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             288      0.00%     72.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc           5436      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     72.38% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       156147679     18.05%     90.43% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       74375001      8.60%     99.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      1372474      0.16%     99.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      7021804      0.81%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         864876550                       # Class of executed instruction
system.switch_cpus3.Branches                 76020551                       # Number of branches fetched
system.switch_cpus3.committedInsts          498615433                       # Number of instructions committed
system.switch_cpus3.committedOps            827298674                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          147025755                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               652423                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           80702359                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               137502                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.051283                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          677192780                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses               125252                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.948717                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3212586845                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3047835838.755450                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    415238615                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    316407135                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     58982646                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       6656153                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              6656153                       # number of float instructions
system.switch_cpus3.num_fp_register_reads      6020175                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      1407773                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           11321701                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      164751006.244550                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    816794352                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           816794352                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1790965015                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    667030115                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          146148649                       # Number of load instructions
system.switch_cpus3.num_mem_refs            226722461                       # number of memory refs
system.switch_cpus3.num_store_insts          80573812                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      7365015      0.89%      0.89% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        591970597     71.53%     72.42% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          540443      0.07%     72.49% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           567621      0.07%     72.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         125893      0.02%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           8752      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     72.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          245736      0.03%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu            6900      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             448      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc           4669      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift          1302      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     72.60% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       145129846     17.54%     90.14% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       75334184      9.10%     99.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      1018803      0.12%     99.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      5239628      0.63%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         827559837                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          460                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          230                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 836455480.452174                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 310969452.526311                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          230    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       624000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    991848500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          230                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1410103843997                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 192384760504                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 98760426011500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          362                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          180                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 457187433.372222                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 465462759.305977                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          180    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value       266001                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    991939500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          180                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1523917926494                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  82293738007                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 98756702951500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          344                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          171                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 804662874.269006                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 333347309.337944                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          171    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       837000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    990019500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          171                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1468489856501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 137597351500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 98756827408000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          772                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          386                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 536682008.129534                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 439708646.295860                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          386    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1174000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    991917500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          386                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1398897356363                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 207159255138                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 98756858004500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1606293430001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1606293430001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1606293430001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1606293430001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2     12882048                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          12882048                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.writebacks         9792                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total           9792                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       201282                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             201282                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.writebacks          153                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               153                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      8019735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              8019735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.writebacks          6096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total                6096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.writebacks          6096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      8019735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             8025831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.writebacks::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    201281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     1.337067623750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             814652                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               119                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     201282                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                       153                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   201282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                     153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            13392                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            11205                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10134                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10657                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            11785                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            13539                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            14817                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            14628                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            13349                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            11315                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9948                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10726                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11584                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           13876                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           15385                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           14941                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0               16                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6               11                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              53                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              38                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.87                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1895785607                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                1006405000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             5669804357                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9418.60                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28168.60                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  171278                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                     96                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                85.09                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               62.75                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               201282                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 153                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 156435                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3408                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   3041                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   3068                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   3019                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                  16619                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                   8660                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                   5112                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    959                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                    287                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                   204                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                   114                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    93                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    91                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    88                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                    82                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     8                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        30031                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   429.220472                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   284.442814                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   326.238238                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         7146     23.80%     23.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         4053     13.50%     37.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3505     11.67%     48.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2850      9.49%     58.45% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         3159     10.52%     68.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         2728      9.08%     78.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         2418      8.05%     86.11% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         1242      4.14%     90.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         2930      9.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        30031                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean         28504                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean  1676.121552                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev 70287.562477                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-8191            6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::180224-188415            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18               7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM              12881984                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                     64                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                   8064                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               12882048                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                9792                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        8.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     8.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1606288953000                       # Total gap between requests
system.mem_ctrls2.avgGap                   7974229.67                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2     12881984                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.writebacks         8064                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 8019695.380309174769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.writebacks 5020.253366780551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       201282                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.writebacks          153                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   5669804357                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.writebacks 14476272193750                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28168.46                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.writebacks 94616158129.08                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   85.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2     11346636                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total     11346636                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2     11346636                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total     11346636                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       201282                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       201282                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       201282                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       201282                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  15989455218                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  15989455218                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  15989455218                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  15989455218                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2     11547918                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total     11547918                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2     11547918                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total     11547918                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.017430                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.017430                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.017430                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.017430                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79438.078010                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79438.078010                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79438.078010                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79438.078010                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.writebacks::.writebacks          153                       # number of writebacks
system.mem_ctrls2.llc.writebacks::total           153                       # number of writebacks
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       201282                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       201282                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       201282                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       201282                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2  11895461719                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total  11895461719                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2  11895461719                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total  11895461719                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.017430                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.017430                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.017430                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.017430                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59098.487291                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59098.487291                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59098.487291                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59098.487291                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                387                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      8296540                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      8296540                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       201282                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       201282                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  15989455218                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  15989455218                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      8497822                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      8497822                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.023686                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.023686                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79438.078010                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79438.078010                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       201282                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       201282                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2  11895461719                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total  11895461719                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.023686                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.023686                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59098.487291                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59098.487291                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      3050096                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      3050096                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      3050096                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      3050096                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     163496.420245                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs             628                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs           387                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs          1.622739                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  98756622009500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 163496.420245                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.623689                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.623689                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       200895                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       200888                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.766354                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     184967970                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses     11547918                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           106178940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            56427855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          722025360                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy            501120                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     52180070310                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    572874908160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      752739114465                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       468.618685                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1488850370500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  63805579501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           108256680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            57539790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          715120980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy            156600                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     52868956350                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    572295154560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      752844187680                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       468.684098                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1487334947252                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  65321002749                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3     12883328                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          12883328                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.writebacks        10176                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          10176                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       201302                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             201302                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.writebacks          159                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               159                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      8020532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              8020532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.writebacks          6335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total                6335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.writebacks          6335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      8020532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             8026867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.writebacks::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    201300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     1.337066797750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             814760                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               136                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     201302                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                       159                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   201302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                     159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            13378                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            11192                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10147                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10676                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            11792                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            13533                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            14829                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            14601                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            13365                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            11310                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9977                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10711                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11592                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           13864                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           15382                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           14951                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6               13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              56                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              51                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.08                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1943449804                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                1006500000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             5717824804                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9654.49                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28404.49                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  171353                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                    114                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                85.12                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               71.70                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               201302                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 159                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 156487                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3387                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   2995                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   3120                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   3001                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                  10979                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                  12798                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                   4934                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                   2691                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    250                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                   168                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                   131                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    95                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    90                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    89                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                    84                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        29972                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   430.137995                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   285.615044                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   326.063328                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         7076     23.61%     23.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         4041     13.48%     37.09% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3524     11.76%     48.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2878      9.60%     58.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         3123     10.42%     68.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         2720      9.08%     77.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         2442      8.15%     86.09% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         1235      4.12%     90.21% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         2933      9.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        29972                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean  25124.250000                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean  1552.818060                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev 65778.468064                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-8191            7     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::180224-188415            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total            8                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18               8    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total            8                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM              12883200                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    128                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                   9216                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               12883328                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys               10176                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        8.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     8.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1606293141000                       # Total gap between requests
system.mem_ctrls3.avgGap                   7973221.32                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3     12883200                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.writebacks         9216                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 8020452.402642261237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.writebacks 5737.432419177772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       201302                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.writebacks          159                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   5717824804                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.writebacks 13201865894750                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28404.21                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.writebacks 83030603111.64                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   85.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3     11232479                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total     11232479                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3     11232479                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total     11232479                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       201302                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       201302                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       201302                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       201302                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  16037898698                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  16037898698                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  16037898698                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  16037898698                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3     11433781                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total     11433781                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3     11433781                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total     11433781                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.017606                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.017606                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.017606                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.017606                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79670.836345                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79670.836345                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79670.836345                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79670.836345                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.writebacks::.writebacks          159                       # number of writebacks
system.mem_ctrls3.llc.writebacks::total           159                       # number of writebacks
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       201302                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       201302                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       201302                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       201302                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3  11943459949                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total  11943459949                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3  11943459949                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total  11943459949                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.017606                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.017606                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.017606                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.017606                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59331.054580                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59331.054580                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59331.054580                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59331.054580                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                383                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      8167597                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      8167597                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       201302                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       201302                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  16037898698                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  16037898698                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      8368899                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      8368899                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.024054                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.024054                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79670.836345                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79670.836345                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       201302                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       201302                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3  11943459949                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total  11943459949                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.024054                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.024054                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59331.054580                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59331.054580                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      3064882                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      3064882                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      3064882                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      3064882                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     163491.144318                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs             601                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs           383                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs          1.569191                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  98756621254500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 163491.144318                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.623669                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.623669                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       200919                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       200904                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.766445                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     183141798                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses     11433781                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           106364580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            56522730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          722225280                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy            584640                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     52178193300                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    572877139680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      752740032930                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       468.619257                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1488854429750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  63801520251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           107671200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            57221010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          715056720                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy            167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     52679649090                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    572454781440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      752813549220                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       468.665024                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1487750709500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  64905240501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0     12894144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          12894144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         9792                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           9792                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       201471                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             201471                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          153                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               153                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      8027266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              8027266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          6096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                6096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          6096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      8027266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             8033362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    201471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     1.337063239750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             815002                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               121                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     201471                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       153                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   201471                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            13385                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            11195                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10196                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            11798                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            13535                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            14806                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            14625                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            13392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            11329                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10731                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           13872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           15391                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           14937                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               17                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              56                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              37                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.07                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.48                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1910096648                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1007355000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             5687677898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9480.75                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28230.75                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  171411                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     98                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.08                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.05                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               201471                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 153                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 156659                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3379                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3003                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3082                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   3078                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                  13486                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                  11534                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   5442                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    887                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    263                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   191                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   113                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    96                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    90                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    85                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    81                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        30086                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   428.837865                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   284.205717                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   326.027317                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7180     23.86%     23.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         4039     13.42%     37.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3495     11.62%     48.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2903      9.65%     58.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         3138     10.43%     68.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         2743      9.12%     78.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2425      8.06%     86.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1236      4.11%     90.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2927      9.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        30086                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean  28530.857143                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean  1502.679477                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev 70360.119105                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-8191            6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::180224-188415            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              12894144                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   8064                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               12894144                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                9792                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        8.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     8.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1606292836000                       # Total gap between requests
system.mem_ctrls0.avgGap                   7966773.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0     12894144                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         8064                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 8027265.603640034795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 5020.253366780551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       201471                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          153                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   5687677898                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 14027617632750                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28230.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 91683775377.45                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   85.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0     11706081                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total     11706081                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0     11706081                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total     11706081                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       201471                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       201471                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       201471                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       201471                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  16018836529                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  16018836529                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  16018836529                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  16018836529                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0     11907552                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total     11907552                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0     11907552                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total     11907552                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.016920                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.016920                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.016920                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.016920                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79509.391074                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79509.391074                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79509.391074                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79509.391074                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.writebacks::.writebacks          153                       # number of writebacks
system.mem_ctrls0.llc.writebacks::total           153                       # number of writebacks
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       201471                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       201471                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       201471                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       201471                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0  11921006545                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total  11921006545                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0  11921006545                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total  11921006545                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.016920                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.016920                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.016920                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.016920                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59169.838562                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59169.838562                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59169.838562                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59169.838562                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                374                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      8622880                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      8622880                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       201471                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       201471                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  16018836529                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  16018836529                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      8824351                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      8824351                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.022831                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.022831                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79509.391074                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79509.391074                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       201471                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       201471                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0  11921006545                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total  11921006545                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.022831                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.022831                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59169.838562                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59169.838562                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      3083201                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      3083201                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      3083201                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      3083201                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     163681.531721                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs             601                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs           374                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs          1.606952                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  98756621679500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 163681.531721                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.624395                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.624395                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       201097                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       201088                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.767124                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     190722303                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses     11907552                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           106578780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            56640375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          722703660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            511560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     52206996540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    572852721120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      752745154755                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       468.622445                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1488791852250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  63864097751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           108249540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            57535995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          715799280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     52683111840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    572451658560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      752815504095                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       468.666241                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1487742881251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  64913068750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1     12884480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          12884480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         9536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           9536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       201320                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             201320                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          149                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               149                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      8021249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              8021249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          5937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                5937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          5937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      8021249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             8027186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    201319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     1.337068109750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             814701                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               119                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     201320                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       149                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   201320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     149                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            13406                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            11185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            11805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            13533                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            14799                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            14624                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            13384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            11306                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9972                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10723                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           13862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           15385                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           14940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              36                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.07                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1888744137                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1006595000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             5663475387                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9381.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28131.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  171450                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    103                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                85.16                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               69.13                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               201320                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 149                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 156506                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3376                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3034                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   3077                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3085                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                  16665                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   8755                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   5174                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    706                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    279                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                   201                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                   112                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    95                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    88                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    81                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        29890                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   431.326598                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   286.592056                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   326.141147                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7051     23.59%     23.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3991     13.35%     36.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3456     11.56%     48.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2881      9.64%     58.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         3138     10.50%     68.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         2746      9.19%     77.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2458      8.22%     86.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1239      4.15%     90.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         2930      9.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        29890                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean  28510.142857                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean  1493.342049                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev 70328.719535                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-8191            5     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8192-16383            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::180224-188415            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              12884416                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                     64                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   8064                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               12884480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                9536                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        8.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     8.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.06                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1606291639000                       # Total gap between requests
system.mem_ctrls1.avgGap                   7972897.26                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1     12884416                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         8064                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 8021209.424975346774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 5020.253366780551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       201320                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          149                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   5663475387                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 14125236493000                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28131.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 94800244919.46                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1     11670249                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total     11670249                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1     11670249                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total     11670249                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       201320                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       201320                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       201320                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       201320                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  15987013180                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  15987013180                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  15987013180                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  15987013180                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1     11871569                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total     11871569                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1     11871569                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total     11871569                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.016958                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.016958                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.016958                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.016958                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79410.953606                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79410.953606                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79410.953606                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79410.953606                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.writebacks::.writebacks          149                       # number of writebacks
system.mem_ctrls1.llc.writebacks::total           149                       # number of writebacks
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       201320                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       201320                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       201320                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       201320                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1  11892291680                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total  11892291680                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1  11892291680                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total  11892291680                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.016958                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.016958                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.016958                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.016958                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59071.585933                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59071.585933                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59071.585933                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59071.585933                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                359                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      8558111                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      8558111                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       201320                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       201320                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  15987013180                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  15987013180                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      8759431                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      8759431                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.022983                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.022983                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79410.953606                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79410.953606                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       201320                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       201320                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1  11892291680                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total  11892291680                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.022983                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.022983                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59071.585933                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59071.585933                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      3112138                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      3112138                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      3112138                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      3112138                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     163530.013468                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs             573                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs           359                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs          1.596100                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  98756621253500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 163530.013468                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.623817                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.623817                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       200961                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       200953                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.766605                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     190146424                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses     11871569                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           105871920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            56268465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          722189580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            511560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     52158697020                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    572893558080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      752736099345                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       468.616808                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1488898186750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  63757763251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           107556960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            57164085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          715228080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    126799002720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     52801035720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    572352601440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      752832735165                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       468.676968                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1487484909000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  53637480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  65171041001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 9141                       # Transaction distribution
system.iobus.trans_dist::ReadResp                9141                       # Transaction distribution
system.iobus.trans_dist::WriteReq               55757                       # Transaction distribution
system.iobus.trans_dist::WriteResp              55757                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        19626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        29136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         3824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        20112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        33524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio        10438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        19282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        39354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        19002                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        27110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  129796                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        39252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        58080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           91                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        40224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6436                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        61045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         6140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        38564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        63972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         5492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         5444                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         5276                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        38004                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        54217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   238658                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy             12160500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 100362914616001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            32235364                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            32991191                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            34358420                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy            19110500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            24111999                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy            26715000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              588187                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            20496500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            33628650                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
