

================================================================
== Vitis HLS Report for 'Linear_layer_ds0_Pipeline_l_S_k_4_k3'
================================================================
* Date:           Sun Sep  3 07:04:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.450 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_4_k3  |      771|      771|         5|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v323 = alloca i32 1"   --->   Operation 8 'alloca' 'v323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k3 = alloca i32 1"   --->   Operation 9 'alloca' 'k3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln539_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln539"   --->   Operation 10 'read' 'sub_ln539_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln538_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln538"   --->   Operation 11 'read' 'sub_ln538_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 12 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_outp3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %q_outp3_load"   --->   Operation 13 'read' 'q_outp3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp"   --->   Operation 14 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %q_outp3_load_read, i32 %v323"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc245"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k3_1 = load i10 %k3" [kernel.cpp:537]   --->   Operation 18 'load' 'k3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln537 = icmp_eq  i10 %k3_1, i10 768" [kernel.cpp:537]   --->   Operation 19 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln537 = add i10 %k3_1, i10 1" [kernel.cpp:537]   --->   Operation 20 'add' 'add_ln537' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.inc245.split, void %for.inc248.exitStub" [kernel.cpp:537]   --->   Operation 21 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i10 %k3_1" [kernel.cpp:538]   --->   Operation 22 'zext' 'zext_ln538' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i10 %k3_1" [kernel.cpp:538]   --->   Operation 23 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.81ns)   --->   "%add_ln538 = add i14 %sub_ln538_read, i14 %zext_ln538_1" [kernel.cpp:538]   --->   Operation 24 'add' 'add_ln538' <Predicate = (!icmp_ln537)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i14 %add_ln538" [kernel.cpp:538]   --->   Operation 25 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_inp1_V_addr = getelementptr i12 %q_inp1_V, i64 0, i64 %zext_ln538_2" [kernel.cpp:538]   --->   Operation 26 'getelementptr' 'q_inp1_V_addr' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.19ns)   --->   "%add_ln539 = add i20 %sub_ln539_read, i20 %zext_ln538" [kernel.cpp:539]   --->   Operation 27 'add' 'add_ln539' <Predicate = (!icmp_ln537)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln539 = zext i20 %add_ln539" [kernel.cpp:539]   --->   Operation 28 'zext' 'zext_ln539' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%q_W1_V_addr = getelementptr i12 %q_W1_V, i64 0, i64 %zext_ln539" [kernel.cpp:539]   --->   Operation 29 'getelementptr' 'q_W1_V_addr' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%v318_V = load i14 %q_inp1_V_addr" [kernel.cpp:538]   --->   Operation 30 'load' 'v318_V' <Predicate = (!icmp_ln537)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 9216> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%v319_V = load i20 %q_W1_V_addr" [kernel.cpp:539]   --->   Operation 31 'load' 'v319_V' <Predicate = (!icmp_ln537)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 589824> <RAM>
ST_1 : Operation 32 [1/1] (1.77ns)   --->   "%ifzero25 = icmp_eq  i10 %add_ln537, i10 768" [kernel.cpp:537]   --->   Operation 32 'icmp' 'ifzero25' <Predicate = (!icmp_ln537)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %ifzero25, void %ifFalse24, void %ifTrue23" [kernel.cpp:537]   --->   Operation 33 'br' 'br_ln537' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln537 = store i10 %add_ln537, i10 %k3" [kernel.cpp:537]   --->   Operation 34 'store' 'store_ln537' <Predicate = (!icmp_ln537)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%v318_V = load i14 %q_inp1_V_addr" [kernel.cpp:538]   --->   Operation 35 'load' 'v318_V' <Predicate = (!icmp_ln537)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 9216> <RAM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%v319_V = load i20 %q_W1_V_addr" [kernel.cpp:539]   --->   Operation 36 'load' 'v319_V' <Predicate = (!icmp_ln537)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 589824> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %v318_V"   --->   Operation 37 'sext' 'sext_ln75' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i12 %v319_V"   --->   Operation 38 'sext' 'sext_ln75_4' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.05ns) (grouped into DSP with root node v325)   --->   "%v322 = mul i24 %sext_ln75_4, i24 %sext_ln75"   --->   Operation 39 'mul' 'v322' <Predicate = (!icmp_ln537)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 40 [2/3] (1.05ns) (grouped into DSP with root node v325)   --->   "%v322 = mul i24 %sext_ln75_4, i24 %sext_ln75"   --->   Operation 40 'mul' 'v322' <Predicate = (!icmp_ln537)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%q_outp3_addr = getelementptr i32 %q_outp3, i64 0, i64 %p_cast"   --->   Operation 41 'getelementptr' 'q_outp3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_426 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 43 'speclooptripcount' 'empty_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%v323_load = load i32 %v323" [kernel.cpp:545]   --->   Operation 44 'load' 'v323_load' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node v325)   --->   "%v322 = mul i24 %sext_ln75_4, i24 %sext_ln75"   --->   Operation 45 'mul' 'v322' <Predicate = (!icmp_ln537)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into DSP with root node v325)   --->   "%sext_ln544 = sext i24 %v322" [kernel.cpp:544]   --->   Operation 46 'sext' 'sext_ln544' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%v325 = add i32 %sext_ln544, i32 %v323_load" [kernel.cpp:545]   --->   Operation 47 'add' 'v325' <Predicate = (!icmp_ln537)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln537)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln537 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [kernel.cpp:537]   --->   Operation 48 'specloopname' 'specloopname_ln537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (2.10ns) (root node of the DSP)   --->   "%v325 = add i32 %sext_ln544, i32 %v323_load" [kernel.cpp:545]   --->   Operation 49 'add' 'v325' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln543 = store i32 %v325, i14 %q_outp3_addr" [kernel.cpp:543]   --->   Operation 50 'store' 'store_ln543' <Predicate = (ifzero25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse24"   --->   Operation 51 'br' 'br_ln0' <Predicate = (ifzero25)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln545 = store i32 %v325, i32 %v323" [kernel.cpp:545]   --->   Operation 52 'store' 'store_ln545' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc245"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q_outp3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q_outp3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln538]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q_inp1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_ln539]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q_W1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v323               (alloca           ) [ 011111]
k3                 (alloca           ) [ 010000]
sub_ln539_read     (read             ) [ 000000]
sub_ln538_read     (read             ) [ 000000]
tmp                (read             ) [ 000000]
q_outp3_load_read  (read             ) [ 000000]
p_cast             (zext             ) [ 011110]
store_ln0          (store            ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
k3_1               (load             ) [ 000000]
icmp_ln537         (icmp             ) [ 011110]
add_ln537          (add              ) [ 000000]
br_ln537           (br               ) [ 000000]
zext_ln538         (zext             ) [ 000000]
zext_ln538_1       (zext             ) [ 000000]
add_ln538          (add              ) [ 000000]
zext_ln538_2       (zext             ) [ 000000]
q_inp1_V_addr      (getelementptr    ) [ 011000]
add_ln539          (add              ) [ 000000]
zext_ln539         (zext             ) [ 000000]
q_W1_V_addr        (getelementptr    ) [ 011000]
ifzero25           (icmp             ) [ 011111]
br_ln537           (br               ) [ 000000]
store_ln537        (store            ) [ 000000]
v318_V             (load             ) [ 000000]
v319_V             (load             ) [ 000000]
sext_ln75          (sext             ) [ 010110]
sext_ln75_4        (sext             ) [ 010110]
q_outp3_addr       (getelementptr    ) [ 010001]
specpipeline_ln0   (specpipeline     ) [ 000000]
empty_426          (speclooptripcount) [ 000000]
v323_load          (load             ) [ 010001]
v322               (mul              ) [ 000000]
sext_ln544         (sext             ) [ 010001]
specloopname_ln537 (specloopname     ) [ 000000]
v325               (add              ) [ 000000]
store_ln543        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
store_ln545        (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q_outp3_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp3_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q_outp3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln538">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln538"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q_inp1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_inp1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln539">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln539"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q_W1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_W1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="v323_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v323/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="k3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k3/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sub_ln539_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="20" slack="0"/>
<pin id="56" dir="0" index="1" bw="20" slack="0"/>
<pin id="57" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln539_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln538_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="14" slack="0"/>
<pin id="63" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln538_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="14" slack="0"/>
<pin id="69" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="q_outp3_load_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_outp3_load_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="q_inp1_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="14" slack="0"/>
<pin id="82" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_inp1_V_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="q_W1_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="20" slack="0"/>
<pin id="89" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_W1_V_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v318_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="20" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v319_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="q_outp3_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="3"/>
<pin id="108" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp3_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln543_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln543/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="k3_1_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k3_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln537_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln537_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln538_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln538_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln538_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln538/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln538_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln539_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="20" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln539/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln539_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="20" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln539/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="ifzero25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero25/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln537_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln75_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln75_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="v323_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="3"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v323_load/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln545_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="4"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln545/5 "/>
</bind>
</comp>

<comp id="201" class="1007" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="v322/2 sext_ln544/4 v325/4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="v323_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v323 "/>
</bind>
</comp>

<comp id="218" class="1005" name="k3_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_cast_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="3"/>
<pin id="227" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln537_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln537 "/>
</bind>
</comp>

<comp id="234" class="1005" name="q_inp1_V_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_inp1_V_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="q_W1_V_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="1"/>
<pin id="241" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="q_W1_V_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="ifzero25_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="4"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero25 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sext_ln75_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="1"/>
<pin id="250" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln75_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="1"/>
<pin id="255" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="q_outp3_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_outp3_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="v323_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v323_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="78" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="85" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="66" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="72" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="130" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="60" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="168"><net_src comp="54" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="145" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="179"><net_src comp="139" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="139" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="92" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="98" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="186" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="194" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="210"><net_src comp="201" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="214"><net_src comp="46" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="221"><net_src comp="50" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="228"><net_src comp="116" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="233"><net_src comp="133" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="78" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="242"><net_src comp="85" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="247"><net_src comp="175" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="186" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="256"><net_src comp="190" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="261"><net_src comp="104" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="266"><net_src comp="194" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q_outp3 | {5 }
 - Input state : 
	Port: Linear_layer_ds0_Pipeline_l_S_k_4_k3 : q_outp3_load | {1 }
	Port: Linear_layer_ds0_Pipeline_l_S_k_4_k3 : empty | {1 }
	Port: Linear_layer_ds0_Pipeline_l_S_k_4_k3 : sub_ln538 | {1 }
	Port: Linear_layer_ds0_Pipeline_l_S_k_4_k3 : q_inp1_V | {1 2 }
	Port: Linear_layer_ds0_Pipeline_l_S_k_4_k3 : sub_ln539 | {1 }
	Port: Linear_layer_ds0_Pipeline_l_S_k_4_k3 : q_W1_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k3_1 : 1
		icmp_ln537 : 2
		add_ln537 : 2
		br_ln537 : 3
		zext_ln538 : 2
		zext_ln538_1 : 2
		add_ln538 : 3
		zext_ln538_2 : 4
		q_inp1_V_addr : 5
		add_ln539 : 3
		zext_ln539 : 4
		q_W1_V_addr : 5
		v318_V : 6
		v319_V : 6
		ifzero25 : 3
		br_ln537 : 4
		store_ln537 : 3
	State 2
		sext_ln75 : 1
		sext_ln75_4 : 1
		v322 : 2
	State 3
	State 4
		sext_ln544 : 1
		v325 : 2
	State 5
		store_ln543 : 1
		store_ln545 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln537_fu_139       |    0    |    0    |    13   |
|    add   |       add_ln538_fu_153       |    0    |    0    |    17   |
|          |       add_ln539_fu_164       |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln537_fu_133      |    0    |    0    |    11   |
|          |        ifzero25_fu_175       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_201          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   sub_ln539_read_read_fu_54  |    0    |    0    |    0    |
|   read   |   sub_ln538_read_read_fu_60  |    0    |    0    |    0    |
|          |        tmp_read_fu_66        |    0    |    0    |    0    |
|          | q_outp3_load_read_read_fu_72 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_cast_fu_116        |    0    |    0    |    0    |
|          |       zext_ln538_fu_145      |    0    |    0    |    0    |
|   zext   |      zext_ln538_1_fu_149     |    0    |    0    |    0    |
|          |      zext_ln538_2_fu_159     |    0    |    0    |    0    |
|          |       zext_ln539_fu_170      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln75_fu_186       |    0    |    0    |    0    |
|          |      sext_ln75_4_fu_190      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |    0    |    79   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln537_reg_230 |    1   |
|   ifzero25_reg_244  |    1   |
|      k3_reg_218     |   10   |
|    p_cast_reg_225   |   64   |
| q_W1_V_addr_reg_239 |   20   |
|q_inp1_V_addr_reg_234|   14   |
| q_outp3_addr_reg_258|   14   |
| sext_ln75_4_reg_253 |   24   |
|  sext_ln75_reg_248  |   24   |
|  v323_load_reg_263  |   32   |
|     v323_reg_211    |   32   |
+---------------------+--------+
|        Total        |   236  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_98 |  p0  |   2  |  20  |   40   ||    9    |
|    grp_fu_201    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_201    |  p1  |   3  |  12  |   36   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   79   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   236  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   236  |   120  |
+-----------+--------+--------+--------+--------+
