Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 07:40:13 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sys_top_timing_summary_routed.rpt -pb sys_top_timing_summary_routed.pb -rpx sys_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       49          
TIMING-20  Warning           Non-clocked latch                                                 22          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (206)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (206)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clk_div_128_inst/clk_divider_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.860        0.000                      0                   69        0.039        0.000                      0                   69        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100m                  {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0         76.860        0.000                      0                   69        0.223        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0_1       76.871        0.000                      0                   69        0.223        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288k_clk_wiz_0_1  clk_12288k_clk_wiz_0         76.860        0.000                      0                   69        0.039        0.000                      0                   69  
clk_12288k_clk_wiz_0    clk_12288k_clk_wiz_0_1       76.860        0.000                      0                   69        0.039        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clk_12288k_clk_wiz_0                            
(none)                  clk_12288k_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0                              
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_12288k_clk_wiz_0    
(none)                                          clk_12288k_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDPE (Setup_fdpe_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.277    adc_ctrl_inst/data_i[9]
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.084    -0.499    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.052%)  route 0.179ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.276    adc_ctrl_inst/data_i[9]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.070    -0.513    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.691%)  route 0.181ns (49.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          0.181    -0.277    adc_ctrl_inst/cnt_reg[0]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    adc_ctrl_inst/plusOp__0[5]
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.475    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.861%)  route 0.188ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  adc_ctrl_inst/data_i_reg[3]/Q
                         net (fo=2, routed)           0.188    -0.271    adc_ctrl_inst/data_i[3]
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.849    -0.841    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.075    -0.525    adc_ctrl_inst/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.810%)  route 0.186ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.287    adc_ctrl_inst/data_i[4]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.016    -0.546    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.487    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.378%)  route 0.130ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.242 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_div_128_inst/plusOp[5]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.510    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.498    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X5Y25      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X5Y25      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X4Y25      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.871ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X3Y25          FDPE (Setup_fdpe_C_CE)      -0.205    80.073    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.073    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.871    

Slack (MET) :             76.871ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.073    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.073    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.871    

Slack (MET) :             76.871ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.073    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.073    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.871    

Slack (MET) :             76.871ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.073    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.073    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.871    

Slack (MET) :             77.180ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.889    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.180    

Slack (MET) :             77.180ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.889    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.180    

Slack (MET) :             77.180ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.889    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.180    

Slack (MET) :             77.298ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.870    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         79.870    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.298    

Slack (MET) :             77.298ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.870    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         79.870    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.298    

Slack (MET) :             77.298ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.173    80.278    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.870    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         79.870    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.277    adc_ctrl_inst/data_i[9]
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.084    -0.499    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.052%)  route 0.179ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.276    adc_ctrl_inst/data_i[9]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.070    -0.513    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.691%)  route 0.181ns (49.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          0.181    -0.277    adc_ctrl_inst/cnt_reg[0]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    adc_ctrl_inst/plusOp__0[5]
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.475    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.861%)  route 0.188ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  adc_ctrl_inst/data_i_reg[3]/Q
                         net (fo=2, routed)           0.188    -0.271    adc_ctrl_inst/data_i[3]
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.849    -0.841    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.075    -0.525    adc_ctrl_inst/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.810%)  route 0.186ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.287    adc_ctrl_inst/data_i[4]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.016    -0.546    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.487    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.378%)  route 0.130ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.242 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_div_128_inst/plusOp[5]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.510    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.498    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X5Y25      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X5Y25      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X4Y25      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X3Y25      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y25      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDPE (Setup_fdpe_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.277    adc_ctrl_inst/data_i[9]
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.184    -0.399    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.084    -0.315    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.052%)  route 0.179ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.276    adc_ctrl_inst/data_i[9]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.184    -0.399    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.070    -0.329    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.691%)  route 0.181ns (49.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          0.181    -0.277    adc_ctrl_inst/cnt_reg[0]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    adc_ctrl_inst/plusOp__0[5]
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.291    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.327    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.861%)  route 0.188ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  adc_ctrl_inst/data_i_reg[3]/Q
                         net (fo=2, routed)           0.188    -0.271    adc_ctrl_inst/data_i[3]
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.849    -0.841    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.184    -0.416    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.075    -0.341    adc_ctrl_inst/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.810%)  route 0.186ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.287    adc_ctrl_inst/data_i[4]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.562    
                         clock uncertainty            0.184    -0.378    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.016    -0.362    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.343    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.303    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.378%)  route 0.130ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.242 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_div_128_inst/plusOp[5]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.184    -0.418    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.326    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.314    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDPE (Setup_fdpe_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             76.860ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.937ns (22.864%)  route 3.161ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=7, routed)           2.121     1.680    adc_ctrl_inst/cnt_reg[5]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.154     1.834 f  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.662     2.496    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.327     2.823 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.202    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205    80.062    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 76.860    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.169ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.734ns (20.373%)  route 2.869ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.637     2.709    adc_ctrl_inst/dshift
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 77.169    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    

Slack (MET) :             77.287ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.734ns (21.181%)  route 2.731ns (78.819%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          1.407     0.970    adc_ctrl_inst/cnt_reg[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.124     1.094 r  adc_ctrl_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.825     1.918    adc_ctrl_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.154     2.072 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.500     2.572    adc_ctrl_inst/dshift
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.564    80.451    
                         clock uncertainty           -0.184    80.267    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.408    79.859    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         79.859    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.125%)  route 0.179ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.277    adc_ctrl_inst/data_i[9]
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.184    -0.399    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.084    -0.315    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.052%)  route 0.179ns (55.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.179    -0.276    adc_ctrl_inst/data_i[9]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.184    -0.399    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.070    -0.329    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.691%)  route 0.181ns (49.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/cnt_reg[0]/Q
                         net (fo=11, routed)          0.181    -0.277    adc_ctrl_inst/cnt_reg[0]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    adc_ctrl_inst/plusOp__0[5]
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.291    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.042    -0.267 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.327    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.861%)  route 0.188ns (57.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  adc_ctrl_inst/data_i_reg[3]/Q
                         net (fo=2, routed)           0.188    -0.271    adc_ctrl_inst/data_i[3]
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.849    -0.841    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.184    -0.416    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.075    -0.341    adc_ctrl_inst/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.810%)  route 0.186ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.581    -0.600    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.186    -0.287    adc_ctrl_inst/data_i[4]
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.562    
                         clock uncertainty            0.184    -0.378    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.016    -0.362    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.309    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.343    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.303    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.246ns (65.378%)  route 0.130ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  clk_div_128_inst/clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.340    clk_div_128_inst/clk_divider_reg_n_0_[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.098    -0.242 r  clk_div_128_inst/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    clk_div_128_inst/plusOp[5]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[5]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.184    -0.418    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.326    clk_div_128_inst/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.314    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.092    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myuart_inst/sout_reg/G
                            (positive level-sensitive latch)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 4.077ns (53.739%)  route 3.510ns (46.261%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          LDCE                         0.000     0.000 r  myuart_inst/sout_reg/G
    SLICE_X5Y29          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  myuart_inst/sout_reg/Q
                         net (fo=1, routed)           3.510     4.069    sout_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.586 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000     7.586    sout
    A18                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart_inst/busy_reg/G
                            (positive level-sensitive latch)
  Destination:            led_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 4.064ns (61.332%)  route 2.562ns (38.668%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          LDCE                         0.000     0.000 r  myuart_inst/busy_reg/G
    SLICE_X5Y28          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  myuart_inst/busy_reg/Q
                         net (fo=1, routed)           2.562     3.121    led_busy_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.626 r  led_busy_OBUF_inst/O
                         net (fo=0)                   0.000     6.626    led_busy
    U16                                                               r  led_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 1.594ns (28.153%)  route 4.069ns (71.847%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.153     4.871 r  symb_det_inst/freq_counter[7]_i_2/O
                         net (fo=8, routed)           0.792     5.663    symb_det_inst/freq_counter[7]_i_2_n_0
    SLICE_X2Y32          FDRE                                         r  symb_det_inst/freq_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            mcdecoder_inst/note_byte_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 1.565ns (27.804%)  route 4.064ns (72.196%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.444     4.885    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.009 r  symb_det_inst/note_byte[5]_i_1/O
                         net (fo=6, routed)           0.620     5.630    mcdecoder_inst/E[0]
    SLICE_X7Y31          FDRE                                         r  mcdecoder_inst/note_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 1.565ns (28.333%)  route 3.959ns (71.667%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.124     4.842 r  symb_det_inst/freq_counter[7]_i_1/O
                         net (fo=8, routed)           0.682     5.525    symb_det_inst/freq_counter[7]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  symb_det_inst/freq_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 1.594ns (28.909%)  route 3.921ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.153     4.871 r  symb_det_inst/freq_counter[7]_i_2/O
                         net (fo=8, routed)           0.643     5.515    symb_det_inst/freq_counter[7]_i_2_n_0
    SLICE_X1Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 1.594ns (28.909%)  route 3.921ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.153     4.871 r  symb_det_inst/freq_counter[7]_i_2/O
                         net (fo=8, routed)           0.643     5.515    symb_det_inst/freq_counter[7]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 1.594ns (28.909%)  route 3.921ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.153     4.871 r  symb_det_inst/freq_counter[7]_i_2/O
                         net (fo=8, routed)           0.643     5.515    symb_det_inst/freq_counter[7]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 1.594ns (28.909%)  route 3.921ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.153     4.871 r  symb_det_inst/freq_counter[7]_i_2/O
                         net (fo=8, routed)           0.643     5.515    symb_det_inst/freq_counter[7]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/freq_counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 1.594ns (28.909%)  route 3.921ns (71.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.277     4.718    symb_det_inst/clr_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.153     4.871 r  symb_det_inst/freq_counter[7]_i_2/O
                         net (fo=8, routed)           0.643     5.515    symb_det_inst/freq_counter[7]_i_2_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[5]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mcdecoder_inst/dout_reg[5]/Q
                         net (fo=1, routed)           0.101     0.279    myuart_inst/D[5]
    SLICE_X5Y31          LDCE                                         r  myuart_inst/din_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/valid_buffer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mcdecoder_inst/note_order_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  mcdecoder_inst/valid_buffer_reg/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mcdecoder_inst/valid_buffer_reg/Q
                         net (fo=2, routed)           0.070     0.198    mcdecoder_inst/valid_buffer
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.099     0.297 r  mcdecoder_inst/note_order_i_1/O
                         net (fo=1, routed)           0.000     0.297    mcdecoder_inst/note_order_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  mcdecoder_inst/note_order_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/note_byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mcdecoder_inst/note_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.630%)  route 0.182ns (56.370%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE                         0.000     0.000 r  mcdecoder_inst/note_byte_reg[0]/C
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mcdecoder_inst/note_byte_reg[0]/Q
                         net (fo=14, routed)          0.182     0.323    mcdecoder_inst/Q[0]
    SLICE_X4Y31          FDRE                                         r  mcdecoder_inst/note_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.178ns (53.754%)  route 0.153ns (46.246%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[4]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mcdecoder_inst/dout_reg[4]/Q
                         net (fo=1, routed)           0.153     0.331    myuart_inst/D[4]
    SLICE_X5Y31          LDCE                                         r  myuart_inst/din_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.178ns (53.754%)  route 0.153ns (46.246%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[6]/G
    SLICE_X6Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mcdecoder_inst/dout_reg[6]/Q
                         net (fo=1, routed)           0.153     0.331    myuart_inst/D[6]
    SLICE_X5Y31          LDCE                                         r  myuart_inst/din_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/freq_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.614%)  route 0.155ns (45.386%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  symb_det_inst/freq_counter_reg[0]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/freq_counter_reg[0]/Q
                         net (fo=14, routed)          0.155     0.296    symb_det_inst/freq_counter_reg_n_0_[0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     0.341 r  symb_det_inst/freq_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    symb_det_inst/freq_counter[1]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/freq_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.454%)  route 0.156ns (45.546%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  symb_det_inst/freq_counter_reg[0]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/freq_counter_reg[0]/Q
                         net (fo=14, routed)          0.156     0.297    symb_det_inst/freq_counter_reg_n_0_[0]
    SLICE_X0Y31          LUT4 (Prop_lut4_I1_O)        0.045     0.342 r  symb_det_inst/freq_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    symb_det_inst/freq_counter[3]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/freq_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.189ns (55.010%)  route 0.155ns (44.990%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  symb_det_inst/freq_counter_reg[0]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/freq_counter_reg[0]/Q
                         net (fo=14, routed)          0.155     0.296    symb_det_inst/freq_counter_reg_n_0_[0]
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.048     0.344 r  symb_det_inst/freq_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    symb_det_inst/freq_counter[2]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/freq_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/freq_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.190ns (54.981%)  route 0.156ns (45.019%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  symb_det_inst/freq_counter_reg[0]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/freq_counter_reg[0]/Q
                         net (fo=14, routed)          0.156     0.297    symb_det_inst/freq_counter_reg_n_0_[0]
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.049     0.346 r  symb_det_inst/freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.346    symb_det_inst/freq_counter[4]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  symb_det_inst/freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            symb_det_inst/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.246ns (70.707%)  route 0.102ns (29.293%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  symb_det_inst/FSM_sequential_state_reg[2]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  symb_det_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.102     0.250    symb_det_inst/state_0[2]
    SLICE_X2Y30          LUT6 (Prop_lut6_I4_O)        0.098     0.348 r  symb_det_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    symb_det_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y30          FDCE                                         r  symb_det_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.080ns (53.411%)  route 3.559ns (46.589%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           1.816     1.379    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.503 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.743     3.246    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     6.746 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.746    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.987ns (68.292%)  route 1.851ns (31.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.851     1.414    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     4.944 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     4.944    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.784ns  (logic 1.287ns (46.223%)  route 1.497ns (53.777%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.617    -0.895    adc_ctrl_inst/CLK
    SLICE_X4Y26          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  adc_ctrl_inst/data_reg[2]/Q
                         net (fo=4, routed)           1.102     0.664    adc_ctrl_inst/data[2]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     0.788 r  adc_ctrl_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.788    symb_det_inst/squared_adc0_inferred__0/i__carry__0_1[1]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.338 r  symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.338    symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.495 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.395     1.890    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X0Y28          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.109ns  (logic 1.290ns (61.168%)  route 0.819ns (38.832%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.617    -0.895    adc_ctrl_inst/CLK
    SLICE_X4Y26          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.439 f  adc_ctrl_inst/data_reg[1]/Q
                         net (fo=4, routed)           0.819     0.380    adc_ctrl_inst/DI[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     0.504 r  adc_ctrl_inst/squared_adc0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.504    symb_det_inst/S[0]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.036 r  symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    symb_det_inst/squared_adc0_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.214 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000     1.214    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X0Y28          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.836ns (70.313%)  route 0.353ns (29.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.418    -1.072 r  adc_ctrl_inst/data_reg[9]/Q
                         net (fo=4, routed)           0.353    -0.719    adc_ctrl_inst/data[9]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.095    -0.624 r  adc_ctrl_inst/squared_adc0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.624    symb_det_inst/squared_adc_reg_0[0]
    SLICE_X0Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.323    -0.301 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000    -0.301    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X0Y28          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.452ns  (logic 0.771ns (53.106%)  route 0.681ns (46.894%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.367    -1.123 f  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=4, routed)           0.350    -0.773    adc_ctrl_inst/data[10]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.096    -0.677 r  adc_ctrl_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.677    symb_det_inst/squared_adc_reg_2[1]
    SLICE_X1Y28          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.308    -0.369 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.331    -0.038    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X0Y28          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.373ns (76.955%)  route 0.411ns (23.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.411    -0.047    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.184 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.184    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.388ns (53.027%)  route 1.229ns (46.973%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.846     0.388    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.433 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.383     0.816    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.202     2.017 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.017    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.080ns (53.411%)  route 3.559ns (46.589%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           1.816     1.379    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.503 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.743     3.246    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     6.746 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.746    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.987ns (68.292%)  route 1.851ns (31.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.618    -0.894    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDPE (Prop_fdpe_C_Q)         0.456    -0.438 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.851     1.414    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     4.944 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     4.944    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.784ns  (logic 1.287ns (46.223%)  route 1.497ns (53.777%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.617    -0.895    adc_ctrl_inst/CLK
    SLICE_X4Y26          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  adc_ctrl_inst/data_reg[2]/Q
                         net (fo=4, routed)           1.102     0.664    adc_ctrl_inst/data[2]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     0.788 r  adc_ctrl_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.788    symb_det_inst/squared_adc0_inferred__0/i__carry__0_1[1]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.338 r  symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.338    symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.495 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.395     1.890    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X0Y28          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.109ns  (logic 1.290ns (61.168%)  route 0.819ns (38.832%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.617    -0.895    adc_ctrl_inst/CLK
    SLICE_X4Y26          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.439 f  adc_ctrl_inst/data_reg[1]/Q
                         net (fo=4, routed)           0.819     0.380    adc_ctrl_inst/DI[0]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.124     0.504 r  adc_ctrl_inst/squared_adc0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.504    symb_det_inst/S[0]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.036 r  symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    symb_det_inst/squared_adc0_carry_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.214 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000     1.214    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X0Y28          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.836ns (70.313%)  route 0.353ns (29.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.418    -1.072 r  adc_ctrl_inst/data_reg[9]/Q
                         net (fo=4, routed)           0.353    -0.719    adc_ctrl_inst/data[9]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.095    -0.624 r  adc_ctrl_inst/squared_adc0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.624    symb_det_inst/squared_adc_reg_0[0]
    SLICE_X0Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.323    -0.301 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000    -0.301    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X0Y28          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.452ns  (logic 0.771ns (53.106%)  route 0.681ns (46.894%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.367    -1.123 f  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=4, routed)           0.350    -0.773    adc_ctrl_inst/data[10]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.096    -0.677 r  adc_ctrl_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.677    symb_det_inst/squared_adc_reg_2[1]
    SLICE_X1Y28          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.308    -0.369 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.331    -0.038    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X0Y28          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.373ns (76.955%)  route 0.411ns (23.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.411    -0.047    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.184 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.184    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.388ns (53.027%)  route 1.229ns (46.973%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.846     0.388    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.433 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.383     0.816    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.202     2.017 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.017    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.441ns (32.491%)  route 2.995ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          2.995     4.436    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    -1.488    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.441ns (32.491%)  route 2.995ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          2.995     4.436    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    -1.488    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (32.039%)  route 0.446ns (67.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.656    adc_ctrl_inst/D[0]
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.849    -0.841    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.210ns (24.555%)  route 0.644ns (75.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.644     0.853    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y25          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.727ns  (logic 1.441ns (30.489%)  route 3.286ns (69.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=57, routed)          3.286     4.727    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X0Y27          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.723ns  (logic 1.441ns (30.517%)  route 3.282ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          3.282     4.723    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y27          FDCE                                         f  adc_ctrl_inst/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.505    -1.490    adc_ctrl_inst/CLK
    SLICE_X1Y27          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.441ns (32.491%)  route 2.995ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          2.995     4.436    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    -1.488    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 1.441ns (32.491%)  route 2.995ns (67.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=57, routed)          2.995     4.436    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y28          FDCE                                         f  adc_ctrl_inst/data_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    -1.488    adc_ctrl_inst/CLK
    SLICE_X1Y28          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.210ns (32.039%)  route 0.446ns (67.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.656    adc_ctrl_inst/D[0]
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.849    -0.841    adc_ctrl_inst/CLK
    SLICE_X5Y26          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.210ns (24.555%)  route 0.644ns (75.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.644     0.853    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y25          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X1Y25          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.210ns (24.418%)  route 0.649ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=57, routed)          0.649     0.858    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y25          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X3Y25          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.210ns (21.659%)  route 0.758ns (78.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=57, routed)          0.758     0.967    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X2Y27          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C





