# rivas: RISC-V Assember
Currently Version 0.0   
Not implemented any features!

## Version 1.0 goals
- Input a file to generate RISC-V binary with same name
- commandline option `-o` to specify output name 
- Output a .vhdlsc file with code ready to embed in VHDL 
- Assemble all 32I-Base instructions