<?xml version="1.0" encoding="UTF-8"?>
<project name="lzw_fpga">
  <platform vendor="avnet.com" boardid="u96v2_sbc_base" name="u96v2_sbc_base" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="avnet.com:ultra96v2:1.2" vendor="avnet.com" fpga="xczu3eg-sbva484-1-i">
      <interfaces/>
      <images>
        <image name="ultra96v2_top.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu3eg:sbva484:-1:i" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60"><kernelClocks><clock port="KERNEL_CLK" frequency="300.000000MHz"/><clock port="DATA_CLK" frequency="150.000000MHz"/></kernelClocks><kernel name="lzw_fpga" language="c" vlnv="xilinx.com:hls:lzw_fpga:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="lzw_fpga">
            <module name="decoding" instName="decoding_U0" type="DataflowHS"/>
            <module name="encoding" instName="encoding_U0" type="DataflowHS">
              <rtlPort name="local_output_code_d0" object="local_output_code" protocol="ap_memory"/>
            </module>
            <module name="copy_output_code" instName="copy_output_code_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="local_output_code_q0" object="local_output_code" protocol="ap_memory"/>
            </module>
            <module name="load_input" instName="load_input_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
            </module>
            <module name="copy_output" instName="copy_output_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <rtlPort name="local_output_q0" object="local_output" protocol="ap_memory"/>
              <rtlPort name="output_length" object="output_length" protocol="ap_none"/>
            </module>
            <module name="Block_split214_proc" instName="Block_split214_proc_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
            </module>
            <module name="store_output" instName="store_output_U0" type="DataflowHS">
              <rtlPort name="local_output_d0" object="local_output" protocol="ap_memory"/>
            </module>
            <module name="lzw_fpga_entry11" instName="lzw_fpga_entry11_U0" type="DataflowHS">
              <rtlPort name="input_r" object="input_r" protocol="ap_none"/>
              <rtlPort name="input_size" object="input_size" protocol="ap_none"/>
              <rtlPort name="output_code" object="output_code" protocol="ap_none"/>
              <rtlPort name="output_size" object="output_size" protocol="ap_none"/>
              <rtlPort name="output_r" object="output_r" protocol="ap_none"/>
              <rtlPort name="output_length" object="output_length" protocol="ap_none"/>
            </module>
            <module name="Block_split212_proc" instName="Block_split212_proc_U0" type="DataflowHS"/>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_r" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="input_size" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="output_code" addressQualifier="1" id="2" port="M_AXI_GMEM1" size="0x8" offset="0x24" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_size" addressQualifier="1" id="3" port="M_AXI_GMEM" size="0x8" offset="0x30" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_r" addressQualifier="1" id="4" port="M_AXI_GMEM2" size="0x8" offset="0x3C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_length" addressQualifier="1" id="5" port="M_AXI_GMEM" size="0x8" offset="0x48" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="lzw_fpga_1"><addrRemap base="0x00B0000000" port="S_AXI_CONTROL"/></instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>input_stream_U</Name>
              <ParentInst/>
              <StaticDepth>16</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>code_stream_U</Name>
              <ParentInst/>
              <StaticDepth>16</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>output_stream_U</Name>
              <ParentInst/>
              <StaticDepth>16</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="S_AXI_CONTROL"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="M_AXI_GMEM0"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="S_AXI_CONTROL"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="M_AXI_GMEM1"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="M_AXI_GMEM"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="M_AXI_GMEM2"/><connection srcType="core" srcInst="OCL_REGION_0" srcPort="zynq_ultra_ps_e_0_S_AXI_HP0_FPD" dstType="kernel" dstInst="lzw_fpga_1" dstPort="M_AXI_GMEM"/></core>
    </device>
  </platform>
</project>
