#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 22:29:19 2020
# Process ID: 5740
# Current directory: C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1
# Command line: vivado.exe -log firtop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source firtop.tcl
# Log file: C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1/firtop.vds
# Journal file: C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source firtop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dell20/Desktop/ADC-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/learn/vivado1/Vivado/2018.3/data/ip'.
Command: synth_design -top firtop -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 470.785 ; gain = 104.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'firtop' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/firtop.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_division' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1/.Xil/Vivado-5740-hyz/realtime/clk_division_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_division' (1#1) [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1/.Xil/Vivado-5740-hyz/realtime/clk_division_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_division' of module 'clk_division' requires 6 connections, but only 4 given [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/firtop.v:38]
INFO: [Synth 8-6157] synthesizing module 'Driver_ADC_0' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1/.Xil/Vivado-5740-hyz/realtime/Driver_ADC_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_ADC_0' (2#1) [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1/.Xil/Vivado-5740-hyz/realtime/Driver_ADC_0_stub.v:6]
WARNING: [Synth 8-689] width (21) of port connection 'Read_Addr' does not match port width (18) of module 'Driver_ADC_0' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/firtop.v:45]
WARNING: [Synth 8-689] width (21) of port connection 'Period' does not match port width (18) of module 'Driver_ADC_0' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/firtop.v:47]
INFO: [Synth 8-6157] synthesizing module 'fir' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/fir.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fir' (3#1) [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/fir.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_DAC' [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/Driver_DAC.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Driver_DAC' (4#1) [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'firtop' (5#1) [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/new/firtop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 526.844 ; gain = 160.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 526.844 ; gain = 160.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 526.844 ; gain = 160.563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/ip/clk_division/clk_division/clk_division_in_context.xdc] for cell 'clk_division'
Finished Parsing XDC File [c:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/ip/clk_division/clk_division/clk_division_in_context.xdc] for cell 'clk_division'
Parsing XDC File [c:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0/Driver_ADC_0_in_context.xdc] for cell 'Driver_ADC0'
Finished Parsing XDC File [c:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0/Driver_ADC_0_in_context.xdc] for cell 'Driver_ADC0'
Parsing XDC File [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/firtop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/firtop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 820.922 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.922 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 820.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 820.922 ; gain = 454.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 820.922 ; gain = 454.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/ip/clk_division/clk_division/clk_division_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.srcs/sources_1/ip/clk_division/clk_division/clk_division_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for clk_division. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_ADC0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 820.922 ; gain = 454.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 820.922 ; gain = 454.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Driver_DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "fir0/clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fir0/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 820.922 ; gain = 454.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out1' to pin 'clk_division/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out2' to pin 'clk_division/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out3' to pin 'clk_division/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 821.055 ; gain = 454.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 843.098 ; gain = 476.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_division has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_division  |         1|
|2     |Driver_ADC_0  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Driver_ADC_0 |     1|
|2     |clk_division |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    75|
|5     |LUT1         |    16|
|6     |LUT2         |   144|
|7     |LUT3         |    50|
|8     |LUT4         |    32|
|9     |LUT5         |    22|
|10    |LUT6         |    33|
|11    |FDRE         |   112|
|12    |IBUF         |     8|
|13    |OBUF         |     5|
+------+-------------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   530|
|2     |  Driver_DAC0 |Driver_DAC |    16|
|3     |  fir0        |fir        |   468|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 844.371 ; gain = 184.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.371 ; gain = 478.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 844.371 ; gain = 489.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 844.371 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell20/Desktop/xilinx/fir/DDS_Addr_Generator.runs/synth_1/firtop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file firtop_utilization_synth.rpt -pb firtop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 22:30:08 2020...
