// Seed: 4119893348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1] = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  assign id_7 = id_4;
  wire id_8;
  ;
  wire  id_9;
  logic id_10;
  assign id_10[1] = id_2;
  wire [id_2 : 1] id_11;
  integer id_12 = id_2;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10,
      id_9
  );
  logic id_13;
endmodule
