/Users/lashfi/PycharmProjects/DataSorter/.venv/bin/python /Users/lashfi/PycharmProjects/DataSorter/main.py
Skipping line 461: IN: [bit 18, reg R due to error: invalid literal for int() with base 10: ''
Skipping line 1008: IN: [bit 3, reg due to error: list index out of range
Skipping line 1012: IN: [bit 30, r due to error: list index out of range
Skipping line 1978: IN: [bit 11, due to error: list index out of range
Skipping line 2580: IN: [bit 8, reg R3 due to error: invalid literal for int() with base 10: ''
Skipping line 3555: IN: [bit 25, due to error: list index out of range
Skipping line 3706: IN: [bit 12, reg R1 due to error: invalid literal for int() with base 10: ''
Skipping line 4692: IN: [bit 19, re due to error: list index out of range
Skipping line 4902: IN: [bit 5, reg R due to error: invalid literal for int() with base 10: ''
Reg 0, Bit 0: (DE: 0, OK: 6, WD: 0)
Reg 0, Bit 1: (DE: 0, OK: 5, WD: 0)
Reg 0, Bit 2: (DE: 0, OK: 1, WD: 0)
Reg 0, Bit 3: (DE: 0, OK: 4, WD: 0)
Reg 0, Bit 4: (DE: 0, OK: 3, WD: 0)
Reg 0, Bit 5: (DE: 0, OK: 1, WD: 0)
Reg 0, Bit 6: (DE: 0, OK: 3, WD: 0)
Reg 0, Bit 7: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 8: (DE: 0, OK: 4, WD: 0)
Reg 0, Bit 9: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 10: (DE: 0, OK: 3, WD: 0)
Reg 0, Bit 11: (DE: 0, OK: 1, WD: 0)
Reg 0, Bit 12: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 13: (DE: 0, OK: 7, WD: 0)
Reg 0, Bit 14: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 15: (DE: 0, OK: 5, WD: 0)
Reg 0, Bit 16: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 17: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 18: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 19: (DE: 0, OK: 6, WD: 0)
Reg 0, Bit 20: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 22: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 23: (DE: 0, OK: 4, WD: 0)
Reg 0, Bit 25: (DE: 0, OK: 3, WD: 0)
Reg 0, Bit 26: (DE: 0, OK: 6, WD: 0)
Reg 0, Bit 27: (DE: 0, OK: 1, WD: 0)
Reg 0, Bit 28: (DE: 0, OK: 2, WD: 0)
Reg 0, Bit 29: (DE: 0, OK: 1, WD: 0)
Reg 0, Bit 30: (DE: 0, OK: 1, WD: 0)
Reg 0, Bit 31: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 0: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 1: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 2: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 3: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 4: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 5: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 6: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 7: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 8: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 9: (DE: 0, OK: 5, WD: 0)
Reg 1, Bit 10: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 11: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 13: (DE: 0, OK: 1, WD: 0)
Reg 1, Bit 14: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 15: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 16: (DE: 0, OK: 6, WD: 0)
Reg 1, Bit 17: (DE: 0, OK: 5, WD: 0)
Reg 1, Bit 18: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 19: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 20: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 21: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 22: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 23: (DE: 0, OK: 2, WD: 0)
Reg 1, Bit 24: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 25: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 26: (DE: 0, OK: 1, WD: 0)
Reg 1, Bit 27: (DE: 0, OK: 4, WD: 0)
Reg 1, Bit 28: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 29: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 30: (DE: 0, OK: 3, WD: 0)
Reg 1, Bit 31: (DE: 0, OK: 4, WD: 0)
Reg 3, Bit 0: (DE: 0, OK: 4, WD: 0)
Reg 3, Bit 1: (DE: 0, OK: 1, WD: 0)
Reg 3, Bit 2: (DE: 0, OK: 1, WD: 0)
Reg 3, Bit 3: (DE: 0, OK: 5, WD: 0)
Reg 3, Bit 4: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 6: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 7: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 8: (DE: 0, OK: 5, WD: 0)
Reg 3, Bit 9: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 10: (DE: 0, OK: 4, WD: 0)
Reg 3, Bit 11: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 12: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 13: (DE: 0, OK: 1, WD: 0)
Reg 3, Bit 14: (DE: 0, OK: 7, WD: 0)
Reg 3, Bit 15: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 16: (DE: 0, OK: 4, WD: 0)
Reg 3, Bit 18: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 19: (DE: 0, OK: 7, WD: 0)
Reg 3, Bit 20: (DE: 0, OK: 4, WD: 0)
Reg 3, Bit 21: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 22: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 23: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 24: (DE: 0, OK: 3, WD: 0)
Reg 3, Bit 25: (DE: 0, OK: 1, WD: 0)
Reg 3, Bit 26: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 27: (DE: 0, OK: 4, WD: 0)
Reg 3, Bit 28: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 29: (DE: 0, OK: 2, WD: 0)
Reg 3, Bit 30: (DE: 0, OK: 4, WD: 0)
Reg 4, Bit 1: (DE: 0, OK: 2, WD: 0)
Reg 4, Bit 3: (DE: 0, OK: 4, WD: 0)
Reg 4, Bit 6: (DE: 0, OK: 7, WD: 0)
Reg 4, Bit 11: (DE: 0, OK: 1, WD: 0)
Reg 4, Bit 20: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 0: (DE: 0, OK: 5, WD: 0)
Reg 5, Bit 1: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 2: (DE: 0, OK: 5, WD: 0)
Reg 5, Bit 3: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 4: (DE: 0, OK: 1, WD: 0)
Reg 5, Bit 5: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 6: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 7: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 8: (DE: 0, OK: 1, WD: 0)
Reg 5, Bit 9: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 10: (DE: 0, OK: 5, WD: 0)
Reg 5, Bit 11: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 12: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 13: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 14: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 15: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 16: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 17: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 18: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 19: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 20: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 21: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 22: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 23: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 24: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 25: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 26: (DE: 0, OK: 7, WD: 0)
Reg 5, Bit 27: (DE: 0, OK: 5, WD: 0)
Reg 5, Bit 28: (DE: 0, OK: 4, WD: 0)
Reg 5, Bit 29: (DE: 0, OK: 2, WD: 0)
Reg 5, Bit 30: (DE: 0, OK: 3, WD: 0)
Reg 5, Bit 31: (DE: 0, OK: 2, WD: 0)
Reg 6, Bit 0: (DE: 0, OK: 2, WD: 0)
Reg 6, Bit 1: (DE: 0, OK: 2, WD: 0)
Reg 6, Bit 2: (DE: 0, OK: 4, WD: 0)
Reg 6, Bit 3: (DE: 0, OK: 5, WD: 0)
Reg 6, Bit 4: (DE: 0, OK: 6, WD: 0)
Reg 6, Bit 5: (DE: 0, OK: 3, WD: 0)
Reg 6, Bit 6: (DE: 0, OK: 4, WD: 0)
Reg 6, Bit 7: (DE: 0, OK: 7, WD: 0)
Reg 6, Bit 8: (DE: 1, OK: 1, WD: 0)
Reg 6, Bit 9: (DE: 0, OK: 3, WD: 0)
Reg 6, Bit 10: (DE: 0, OK: 2, WD: 0)
Reg 6, Bit 11: (DE: 0, OK: 1, WD: 0)
Reg 6, Bit 12: (DE: 1, OK: 3, WD: 0)
Reg 6, Bit 13: (DE: 0, OK: 3, WD: 0)
Reg 6, Bit 14: (DE: 0, OK: 1, WD: 0)
Reg 6, Bit 15: (DE: 0, OK: 1, WD: 0)
Reg 6, Bit 16: (DE: 0, OK: 2, WD: 0)
Reg 6, Bit 17: (DE: 0, OK: 3, WD: 0)
Reg 6, Bit 18: (DE: 1, OK: 2, WD: 0)
Reg 6, Bit 19: (DE: 0, OK: 0, WD: 6)
Reg 6, Bit 20: (DE: 0, OK: 1, WD: 2)
Reg 6, Bit 21: (DE: 0, OK: 0, WD: 3)
Reg 6, Bit 22: (DE: 0, OK: 0, WD: 3)
Reg 6, Bit 23: (DE: 0, OK: 0, WD: 2)
Reg 6, Bit 24: (DE: 0, OK: 0, WD: 3)
Reg 6, Bit 25: (DE: 0, OK: 0, WD: 1)
Reg 6, Bit 26: (DE: 0, OK: 5, WD: 0)
Reg 6, Bit 27: (DE: 1, OK: 0, WD: 3)
Reg 6, Bit 28: (DE: 0, OK: 0, WD: 3)
Reg 6, Bit 29: (DE: 0, OK: 0, WD: 1)
Reg 6, Bit 30: (DE: 0, OK: 0, WD: 4)
Reg 6, Bit 31: (DE: 0, OK: 0, WD: 6)
Reg 7, Bit 0: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 1: (DE: 0, OK: 2, WD: 0)
Reg 7, Bit 2: (DE: 0, OK: 3, WD: 0)
Reg 7, Bit 3: (DE: 0, OK: 4, WD: 0)
Reg 7, Bit 4: (DE: 0, OK: 5, WD: 0)
Reg 7, Bit 6: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 7: (DE: 0, OK: 3, WD: 0)
Reg 7, Bit 8: (DE: 0, OK: 2, WD: 0)
Reg 7, Bit 9: (DE: 0, OK: 3, WD: 0)
Reg 7, Bit 10: (DE: 0, OK: 5, WD: 0)
Reg 7, Bit 11: (DE: 0, OK: 3, WD: 0)
Reg 7, Bit 13: (DE: 0, OK: 3, WD: 0)
Reg 7, Bit 14: (DE: 0, OK: 2, WD: 0)
Reg 7, Bit 15: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 16: (DE: 0, OK: 4, WD: 0)
Reg 7, Bit 17: (DE: 0, OK: 5, WD: 0)
Reg 7, Bit 18: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 20: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 21: (DE: 0, OK: 3, WD: 0)
Reg 7, Bit 22: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 23: (DE: 0, OK: 6, WD: 0)
Reg 7, Bit 24: (DE: 0, OK: 2, WD: 0)
Reg 7, Bit 25: (DE: 0, OK: 2, WD: 0)
Reg 7, Bit 26: (DE: 0, OK: 6, WD: 0)
Reg 7, Bit 27: (DE: 0, OK: 4, WD: 0)
Reg 7, Bit 28: (DE: 0, OK: 2, WD: 0)
Reg 7, Bit 29: (DE: 0, OK: 4, WD: 0)
Reg 7, Bit 30: (DE: 0, OK: 1, WD: 0)
Reg 7, Bit 31: (DE: 0, OK: 3, WD: 0)
Reg 8, Bit 0: (DE: 0, OK: 6, WD: 0)
Reg 8, Bit 1: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 2: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 3: (DE: 0, OK: 8, WD: 0)
Reg 8, Bit 5: (DE: 0, OK: 2, WD: 0)
Reg 8, Bit 6: (DE: 0, OK: 6, WD: 0)
Reg 8, Bit 7: (DE: 0, OK: 5, WD: 0)
Reg 8, Bit 8: (DE: 0, OK: 3, WD: 0)
Reg 8, Bit 9: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 10: (DE: 0, OK: 2, WD: 0)
Reg 8, Bit 11: (DE: 0, OK: 3, WD: 0)
Reg 8, Bit 12: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 13: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 14: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 15: (DE: 0, OK: 5, WD: 0)
Reg 8, Bit 16: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 17: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 18: (DE: 0, OK: 3, WD: 0)
Reg 8, Bit 19: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 20: (DE: 0, OK: 2, WD: 0)
Reg 8, Bit 22: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 23: (DE: 0, OK: 3, WD: 0)
Reg 8, Bit 24: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 25: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 26: (DE: 0, OK: 3, WD: 0)
Reg 8, Bit 27: (DE: 0, OK: 2, WD: 0)
Reg 8, Bit 28: (DE: 0, OK: 1, WD: 0)
Reg 8, Bit 29: (DE: 0, OK: 5, WD: 0)
Reg 8, Bit 30: (DE: 0, OK: 4, WD: 0)
Reg 8, Bit 31: (DE: 0, OK: 6, WD: 0)
Reg 9, Bit 0: (DE: 0, OK: 4, WD: 0)
Reg 9, Bit 1: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 2: (DE: 0, OK: 4, WD: 0)
Reg 9, Bit 3: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 4: (DE: 0, OK: 2, WD: 0)
Reg 9, Bit 5: (DE: 0, OK: 7, WD: 0)
Reg 9, Bit 6: (DE: 0, OK: 2, WD: 0)
Reg 9, Bit 7: (DE: 0, OK: 4, WD: 0)
Reg 9, Bit 8: (DE: 1, OK: 5, WD: 0)
Reg 9, Bit 9: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 10: (DE: 0, OK: 2, WD: 0)
Reg 9, Bit 11: (DE: 1, OK: 3, WD: 0)
Reg 9, Bit 12: (DE: 0, OK: 5, WD: 0)
Reg 9, Bit 13: (DE: 0, OK: 2, WD: 0)
Reg 9, Bit 14: (DE: 0, OK: 4, WD: 0)
Reg 9, Bit 15: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 16: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 17: (DE: 0, OK: 1, WD: 0)
Reg 9, Bit 18: (DE: 0, OK: 5, WD: 0)
Reg 9, Bit 19: (DE: 0, OK: 2, WD: 0)
Reg 9, Bit 20: (DE: 0, OK: 3, WD: 1)
Reg 9, Bit 21: (DE: 0, OK: 3, WD: 1)
Reg 9, Bit 22: (DE: 0, OK: 2, WD: 1)
Reg 9, Bit 23: (DE: 0, OK: 0, WD: 1)
Reg 9, Bit 24: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 25: (DE: 0, OK: 5, WD: 0)
Reg 9, Bit 26: (DE: 0, OK: 4, WD: 0)
Reg 9, Bit 27: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 28: (DE: 0, OK: 3, WD: 0)
Reg 9, Bit 29: (DE: 0, OK: 6, WD: 0)
Reg 9, Bit 30: (DE: 0, OK: 1, WD: 0)
Reg 9, Bit 31: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 1: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 2: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 3: (DE: 0, OK: 5, WD: 0)
Reg 10, Bit 4: (DE: 1, OK: 4, WD: 0)
Reg 10, Bit 5: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 6: (DE: 1, OK: 1, WD: 0)
Reg 10, Bit 7: (DE: 0, OK: 7, WD: 0)
Reg 10, Bit 8: (DE: 1, OK: 3, WD: 0)
Reg 10, Bit 9: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 10: (DE: 0, OK: 4, WD: 0)
Reg 10, Bit 11: (DE: 0, OK: 1, WD: 0)
Reg 10, Bit 12: (DE: 0, OK: 2, WD: 0)
Reg 10, Bit 13: (DE: 1, OK: 4, WD: 0)
Reg 10, Bit 14: (DE: 0, OK: 4, WD: 0)
Reg 10, Bit 15: (DE: 1, OK: 4, WD: 0)
Reg 10, Bit 16: (DE: 1, OK: 3, WD: 0)
Reg 10, Bit 17: (DE: 1, OK: 1, WD: 0)
Reg 10, Bit 18: (DE: 0, OK: 1, WD: 0)
Reg 10, Bit 19: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 21: (DE: 0, OK: 4, WD: 0)
Reg 10, Bit 22: (DE: 0, OK: 2, WD: 0)
Reg 10, Bit 23: (DE: 0, OK: 1, WD: 0)
Reg 10, Bit 24: (DE: 0, OK: 6, WD: 0)
Reg 10, Bit 25: (DE: 0, OK: 1, WD: 1)
Reg 10, Bit 26: (DE: 0, OK: 2, WD: 0)
Reg 10, Bit 27: (DE: 0, OK: 3, WD: 0)
Reg 10, Bit 28: (DE: 0, OK: 2, WD: 0)
Reg 10, Bit 29: (DE: 0, OK: 5, WD: 0)
Reg 10, Bit 30: (DE: 0, OK: 5, WD: 0)
Reg 10, Bit 31: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 1: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 2: (DE: 0, OK: 9, WD: 0)
Reg 11, Bit 3: (DE: 0, OK: 3, WD: 0)
Reg 11, Bit 4: (DE: 0, OK: 3, WD: 0)
Reg 11, Bit 5: (DE: 0, OK: 4, WD: 0)
Reg 11, Bit 6: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 7: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 8: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 9: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 10: (DE: 0, OK: 3, WD: 0)
Reg 11, Bit 13: (DE: 0, OK: 3, WD: 0)
Reg 11, Bit 14: (DE: 0, OK: 4, WD: 0)
Reg 11, Bit 15: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 16: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 17: (DE: 1, OK: 3, WD: 0)
Reg 11, Bit 18: (DE: 0, OK: 4, WD: 0)
Reg 11, Bit 19: (DE: 0, OK: 6, WD: 0)
Reg 11, Bit 20: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 21: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 22: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 23: (DE: 0, OK: 3, WD: 0)
Reg 11, Bit 24: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 25: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 27: (DE: 0, OK: 1, WD: 0)
Reg 11, Bit 28: (DE: 0, OK: 3, WD: 0)
Reg 11, Bit 29: (DE: 0, OK: 6, WD: 0)
Reg 11, Bit 30: (DE: 0, OK: 2, WD: 0)
Reg 11, Bit 31: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 0: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 2: (DE: 0, OK: 1, WD: 0)
Reg 12, Bit 3: (DE: 0, OK: 1, WD: 0)
Reg 12, Bit 4: (DE: 0, OK: 1, WD: 0)
Reg 12, Bit 5: (DE: 0, OK: 4, WD: 0)
Reg 12, Bit 6: (DE: 0, OK: 8, WD: 0)
Reg 12, Bit 8: (DE: 0, OK: 1, WD: 0)
Reg 12, Bit 9: (DE: 0, OK: 5, WD: 0)
Reg 12, Bit 10: (DE: 0, OK: 4, WD: 0)
Reg 12, Bit 11: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 12: (DE: 0, OK: 6, WD: 0)
Reg 12, Bit 13: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 14: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 15: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 16: (DE: 0, OK: 4, WD: 0)
Reg 12, Bit 17: (DE: 0, OK: 4, WD: 0)
Reg 12, Bit 18: (DE: 0, OK: 4, WD: 0)
Reg 12, Bit 19: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 20: (DE: 0, OK: 6, WD: 0)
Reg 12, Bit 21: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 23: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 24: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 25: (DE: 0, OK: 2, WD: 0)
Reg 12, Bit 26: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 27: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 28: (DE: 0, OK: 3, WD: 0)
Reg 12, Bit 29: (DE: 0, OK: 5, WD: 0)
Reg 12, Bit 30: (DE: 0, OK: 4, WD: 0)
Reg 12, Bit 31: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 0: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 1: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 2: (DE: 0, OK: 3, WD: 0)
Reg 14, Bit 3: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 4: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 5: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 6: (DE: 0, OK: 5, WD: 0)
Reg 14, Bit 7: (DE: 0, OK: 3, WD: 0)
Reg 14, Bit 8: (DE: 0, OK: 1, WD: 0)
Reg 14, Bit 9: (DE: 0, OK: 1, WD: 0)
Reg 14, Bit 10: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 11: (DE: 0, OK: 5, WD: 0)
Reg 14, Bit 12: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 13: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 15: (DE: 0, OK: 3, WD: 0)
Reg 14, Bit 16: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 19: (DE: 0, OK: 3, WD: 0)
Reg 14, Bit 20: (DE: 0, OK: 1, WD: 0)
Reg 14, Bit 21: (DE: 0, OK: 3, WD: 0)
Reg 14, Bit 22: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 23: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 24: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 25: (DE: 0, OK: 6, WD: 0)
Reg 14, Bit 26: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 27: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 28: (DE: 0, OK: 4, WD: 0)
Reg 14, Bit 29: (DE: 0, OK: 2, WD: 0)
Reg 14, Bit 30: (DE: 0, OK: 1, WD: 0)
Reg 14, Bit 31: (DE: 0, OK: 2, WD: 0)

Process finished with exit code 0
