module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_9 id_10 (
      .id_3(id_8),
      .id_4(id_5),
      .id_4(id_2),
      .id_4(1'b0),
      .id_5(id_3),
      .id_2(id_8),
      .id_1(1)
  );
  id_11 id_12 (
      .id_2(id_3),
      .id_1(1'b0)
  );
  id_13 id_14 (
      .id_7(id_5),
      .id_1(id_8)
  );
  always @(posedge id_1) begin
    id_1 <= id_4;
  end
  assign id_15 = id_15;
  id_16 id_17 (
      .id_15(id_15),
      .id_15(id_15),
      .id_15(id_15)
  );
  assign id_15[id_15] = 1;
  id_18 id_19 (
      .id_15(id_17),
      .id_15(id_15)
  );
  id_20 id_21 (
      .id_15(1),
      .id_17(id_19),
      .id_17(id_15),
      .id_22(id_17),
      .id_19(id_22),
      .id_23(id_19),
      .id_19(id_19),
      .id_15(id_17),
      .id_19(id_22),
      .id_15(1),
      .id_23(id_19)
  );
  logic id_24;
  id_25 id_26 (
      .id_17(id_24),
      .id_17(id_15)
  );
  id_27 id_28 (
      .id_24(id_21),
      .id_19(id_21),
      .id_17(id_19),
      .id_19(id_15),
      .id_21(id_23)
  );
  logic id_29;
  id_30 id_31 (
      .id_28(1'h0),
      .id_15(id_26)
  );
  id_32 id_33 (
      .id_22(id_34),
      .id_28(id_21),
      .id_23(1)
  );
  id_35 id_36 (
      .id_23(id_29 >= id_26),
      .id_29(id_24)
  );
  id_37 id_38 (
      .id_22(1),
      .id_15(1),
      .id_17(id_34),
      .id_28(id_34)
  );
  id_39 id_40 (
      .id_29(id_31),
      .id_21(id_21),
      .id_33(id_31)
  );
  assign id_26 = id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  id_4 id_5 (
      .id_1(id_3),
      .id_1(id_3),
      .id_3(id_1),
      .id_3(id_1)
  );
  id_6 id_7 (
      .id_1(id_3),
      .id_3(id_5),
      .id_3(id_2),
      .id_5(id_5),
      .id_2(id_1),
      .id_1(id_2)
  );
endmodule
