<h2 id="id-2017-03-01SMARTMeetingnotes-Date">Date</h2><p><time datetime="2017-03-01" class="date-past">01 Mar 2017</time></p><h2 id="id-2017-03-01SMARTMeetingnotes-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b373bf6a26900695fd0f8" href="https://arterisip.atlassian.net/wiki/people/624b373bf6a26900695fd0f8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Joe Butler (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="70121:3348fb54-d260-4625-b8db-37aa9a743214" href="https://arterisip.atlassian.net/wiki/people/70121:3348fb54-d260-4625-b8db-37aa9a743214?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Kurt Shuler (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624b3779ad6b7e006aa7d820" href="https://arterisip.atlassian.net/wiki/people/624b3779ad6b7e006aa7d820?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Potter (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a></li><li><a class="confluence-userlink user-mention" data-account-id="62a41313932059006f92574a" href="https://arterisip.atlassian.net/wiki/people/62a41313932059006f92574a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Former user (Deleted)</a></li><li><a class="confluence-userlink user-mention" data-account-id="6245011345ece00069c9b891" href="https://arterisip.atlassian.net/wiki/people/6245011345ece00069c9b891?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">monica tang (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></li></ul><h2 id="id-2017-03-01SMARTMeetingnotes-Goals">Goals</h2><ul><li></li></ul><h2 id="id-2017-03-01SMARTMeetingnotes-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Time</th><th class="confluenceTh">Item</th><th class="confluenceTh">Who</th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">40min</td><td class="confluenceTd">EDA Tool Support; Host OS support</td><td class="confluenceTd">Kurt</td><td class="confluenceTd"><ul><li>Synopsys, Cadence.</li><li>We will not support native use of Mentor tools.<ul><li>Want simulation to work with Mentor.</li></ul></li><li>Covers Functional &amp; Verification, Physical and Safety</li><li>CDC will be required for Symphony engineering. Likely for AE.</li><li>Start with Synopsys and Cadence and then see what demand is for &quot;other&quot;.</li><li>Other tool support (should have but might become must have)<ul><li>ARM - IP-XACT, CoreLink Creator. Shows up first on Porter.</li><li>Enables us to consume ARM metadata and produce ARM-compatible metadata output</li></ul></li><li>What about Carbon? Needs to be added. What customer expectations are for inter-operability.<ul><li>Support for fast models, need to work in SystemC</li></ul></li><li>Inter-operability - if you are compatible with simulation you generally are compatible with emulation. But need to be emulation friendly.</li><li>Host OS support<ul><li>Compute Platforms Roadmap link - RHEL 6.6+, 7.x and SLES 11.x and 12.x</li><li>Redhat changes their libraries at a faster clip than CentOS so things can break.</li><li>We don't test on Redhat. Recommend - buy Redhat Enterprise (2) to do final product testing after cleaning on CentOS.</li></ul></li><li>DECISION - we <strong>will</strong> offer true, tested RHEL support for Symphony.</li></ul></td></tr><tr><td class="confluenceTd">20min</td><td class="confluenceTd">Technology Assumptions</td><td class="confluenceTd">John</td><td class="confluenceTd"><ul><li>Piggy-back on Ncore Technology Assumptions</li><li>Want to be consistent across Ncore / Symphony methodology.<ul><li>What about lower end?</li></ul></li><li>Cover from 40nm to 5nm (7nm?).</li><li>Good to have point we optimize for - ex 16nm.</li><li>Ncore is currently optimized for one spot. Want Symphony to be more configurable.</li><li>Symphony may have a broader set of requirements (e.g. low end).</li><li>16nm to 7nm sweet spot for M-H, 28nm for mid to low in Symphony timeframe.</li><li>Proposed Symphony Technology Assumptions<ul><li>Duplicate Ncore Tech assumptions and synthesis flow</li><li>2.0 GHz</li><li>Stand-alone block synthesis (like ATUs)</li><li>Some agreed upon small scale symphony network with some ATUs and Buffers</li><li>Some lower frequency designs (maybe 500MHz and 1GHz). How fast can zero latency configuration run?</li><li>Preference for Top's Down vs Bottom's Up flow.</li><li>Eval configuration in Ncore uses bottom's up approach.</li><li>Long discussion on bottom's up vs top's down - quality vs optimized.</li><li>Wants a reference flow that demonstrates we are making timing at the marketed frequency.</li><li>Timing Methodology to meet these requirements is TBD.</li><li>What designs do we use for this? Customer designs for performance regression, timing, etc.</li><li>Need a set of representative or worst-case eval configs to demonstrate we will meet the timing requirements.</li><li>What about Memories? Less critical for Symphony. We currently don't propose any static timing to our customers.<ul><li>Synopsis memories, ARM memories.</li><li>Can't cover the entire space but need to prove for at least one vendor.</li><li>Allowing multi-ported SRAMs?</li></ul></li><li>Fault Tolerance - fit rate assumptions? New libraries to support.</li></ul></li></ul></td></tr><tr><td colspan="1" class="confluenceTd"><p>10min</p><p> </p></td><td colspan="1" class="confluenceTd">Design Limits</td><td colspan="1" class="confluenceTd">Benoit</td><td colspan="1" class="confluenceTd"><ul><li>Data - biggest designs so far is 512; max 1024.</li><li>Address - 64 bits (PCI)</li><li>#Masters, #Slaves - no hard limits, the tool should remain easily use-able up to ~1000 sockets.<ul><li>biggest to memory was ~300. ~400 was biggest for control network.</li><li>FlexNoc really bogs down at 100.</li><li>Packet needs to comprehend this range.</li></ul></li></ul></td></tr><tr><td colspan="1" class="confluenceTd">20min</td><td colspan="1" class="confluenceTd">SW Requirements</td><td colspan="1" class="confluenceTd">Benoit</td><td colspan="1" class="confluenceTd"><ul><li>True hierarchical and hybrid (Symphony + Ncore + FlexNoC)</li><li>Nice to have FN as a plug-in; way to have information passed back and forth<br/><ul><li>Current plan is stand-alone FN with import/export</li></ul></li><li>Want ability to re-run without breaking anything else. Differentiator vs competition.</li><li>Wizard for complex topologies is a must. Cannot be done by hand.<ul><li>For common regular topologies (e.g. Torus)</li></ul></li><li>Script interface for custom, complex but regular topologies</li><li>Critical for quick performance, area, timing feedback during NoC configuration - static.<ul><li>performance without simulation, area without synthesis, etc</li><li>Want the best estimate based on the information they have provided at any given point</li></ul></li><li>Power estimation<ul><li>TSMC approach with look-up-table</li><li>How to get the Activity Factors?</li><li>Could get clock gating percentages.</li></ul></li><li>Directionally accurate - drives them to make the right high-level decisions. Avoid real units.</li><li>SystemC based - really need accurate latencies, BW. SystemC compatibility.<ul><li>SystemC speed, compatibility, etc</li></ul></li></ul></td></tr></tbody></table></div><div><strong><br/></strong></div><div><strong><a href="/wiki/spaces/ENGR/pages/16168243/2017-03-01+SMART+Meeting+notes?preview=%2F16168243%2F16229191%2F2017-03-01+-+eda+tools+and+host+os.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">2017-03-01 - eda tools a…</span></a><a href="/wiki/spaces/ENGR/pages/16168243/2017-03-01+SMART+Meeting+notes?preview=%2F16168243%2F16229197%2FTechnologyAssumptions.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">TechnologyAssumptions.pp…</span></a><br/></strong></div><div><strong>Design limits</strong></div><div>Data - max 1024 (seen so far,512) - AXI max width</div><div>Address - 64 bits (PCI)</div><div>#masters, #slaves - no hard limits, the tool should remain easily useable up to ~1000 sockets</div><div><strong>SW requirements</strong></div><div><ul><li><strong>Capture - configuration</strong></li><li><ul><li>True hierarchical (flexible partitioning of the network in sub-networks) and hybrid (Symphony + Ncore + [nice to have] FlexNoC) editor (unified coherent - non coherent)</li><li>Compatibility with version control</li><li>Manual capture of all NoC parameters always possible</li><li>Capture of the performance and phy implementation constraints</li><li>Topology Automation to configure the network from constraints - esp. performance constraints; then physical constraints</li><li><ul><li>Re-entrant; dont-touch attribute for incremental approach;</li><li>Wizard for complex topologies (torus, mesh… extensible through plug-ins?) </li></ul></li><li>Performance, Area, Power quick feedback and reporting</li><li>[nice to have] script interface </li></ul></li><li>SystemC based <strong>performance exploration</strong> environment - with complete traffic modelization infrastructure, instrumentation, reporting, perf. debug</li><li><strong>Testbench</strong>: how can the customer verify his configuration? Generation of a testbench, UVM strongly preferred.</li><li><strong>Integration</strong> with 3rd party tools: </li><li><ul><li>Synthesis &amp; Implementation (SNPS dc topo, CDS Genus; UPF/CPF)</li><li>Simulation: SNPS, CDS for Verilog; Platform Architect for SystemC  - scripts and collateral integration files</li><li>Spyglass waivers</li><li>Integration, documentation: IPXACT</li></ul></li><li><strong>Documentation</strong> generation</li><li><strong>Productized ACHL</strong>. All placeholders should be developed in ACHL</li><li>Open items:<ul><li>Certification of (parts of the ) tools for ISO26262 / ISO9001?</li></ul></li></ul></div><h2 id="id-2017-03-01SMARTMeetingnotes-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16168243"><li data-inline-task-id="1"><span>&nbsp;</span></li></ul>