#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 13 15:17:02 2025
# Process ID: 1901662
# Current directory: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output
# Command line: vivado
# Log file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.log
# Journal file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.jou
#-----------------------------------------------------------
start_gui
create_project practice_block_design /home/mianoble/Documents/vivado/practice_block_design -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {338 -65} [get_bd_intf_ports FIXED_IO]
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
make_wrapper -files [get_files /home/mianoble/Documents/vivado/practice_block_design/practice_block_design.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/mianoble/Documents/vivado/practice_block_design/practice_block_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
write_project_tcl {/home/mianoble/Documents/vivado/practice_block_design.tcl}
