Analysis & Synthesis report for ECTNew
Fri Feb 14 10:48:16 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ECTNew|DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat
 12. State Machine - |ECTNew|DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Stat
 13. State Machine - |ECTNew|USBCtrl:b2v_inst15|StatR
 14. State Machine - |ECTNew|USBCtrl:b2v_inst15|StatW
 15. State Machine - |ECTNew|SamplingCtrl:b2v_inst13|Stat1
 16. State Machine - |ECTNew|SamplingCtrl:b2v_inst13|Stat
 17. State Machine - |ECTNew|SysIndicators:b2v_inst|Stat
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated
 25. Source assignments for SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 26. Source assignments for SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated
 27. Source assignments for SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated
 28. Source assignments for SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated
 29. Source assignments for SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated
 30. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated
 31. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p
 32. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p
 33. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram
 34. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp
 35. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp
 36. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp
 37. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9
 38. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr
 39. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:ws_brp
 40. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:ws_bwp
 41. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp
 42. Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_9f9:dffpipe12
 43. Source assignments for DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
 44. Source assignments for DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
 45. Source assignments for DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
 46. Source assignments for DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result
 47. Parameter Settings for User Entity Instance: SysIndicators:b2v_inst
 48. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst
 49. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component
 51. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: USBCtrl:b2v_inst15
 57. Parameter Settings for User Entity Instance: altpll0:b2v_inst16|altpll:altpll_component
 58. Parameter Settings for User Entity Instance: DDSCtrl:b2v_inst17
 59. Parameter Settings for User Entity Instance: HoldZeroCtrl:b2v_inst20
 60. Parameter Settings for User Entity Instance: USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 61. Parameter Settings for User Entity Instance: SysInit:b2v_inst3
 62. Parameter Settings for User Entity Instance: DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst
 63. Parameter Settings for User Entity Instance: DDS:b2v_inst4|BUSMUX:inst3
 64. Parameter Settings for User Entity Instance: DDS:b2v_inst4|TestDDS:inst1
 65. Parameter Settings for User Entity Instance: DDSRef:b2v_inst6
 66. Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component
 67. Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1
 68. Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component
 69. Parameter Settings for User Entity Instance: MasterStateMachine:b2v_inst8
 70. Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component
 71. Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1
 72. Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component
 73. altsyncram Parameter Settings by Entity Instance
 74. altpll Parameter Settings by Entity Instance
 75. altmult_accum Parameter Settings by Entity Instance
 76. Port Connectivity Checks: "DigitalDemodulation:b2v_inst9"
 77. Port Connectivity Checks: "MasterStateMachine:b2v_inst8"
 78. Port Connectivity Checks: "DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1"
 79. Port Connectivity Checks: "DigitalDemodulation:b2v_inst7"
 80. Port Connectivity Checks: "USBFIFO:b2v_inst21"
 81. Port Connectivity Checks: "altpll0:b2v_inst16"
 82. Port Connectivity Checks: "USBCtrl:b2v_inst15"
 83. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9"
 84. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8"
 85. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6"
 86. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5"
 87. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3"
 88. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10"
 89. Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst"
 90. Port Connectivity Checks: "SamplingCtrl:b2v_inst13"
 91. Port Connectivity Checks: "PGACtrl:b2v_inst12"
 92. Elapsed Time Per Partition
 93. Analysis & Synthesis Messages
 94. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 14 10:48:16 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ECTNew                                      ;
; Top-level Entity Name              ; ECTNew                                      ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 2,701                                       ;
;     Total combinational functions  ; 2,473                                       ;
;     Dedicated logic registers      ; 1,993                                       ;
; Total registers                    ; 1993                                        ;
; Total pins                         ; 162                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 288,867                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C8       ;                    ;
; Top-level entity name                                                      ; ECTNew             ; ECTNew             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+---------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ; Library ;
+---------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; Modules/ECTNew.v                      ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v                      ;         ;
; Modules/DDS.bdf                       ; yes             ; User Block Diagram/Schematic File      ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf                       ;         ;
; Modules/SwitchCtrl.v                  ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v                  ;         ;
; Modules/DigitalDemodulation.v         ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v         ;         ;
; SamplingCtrl.v                        ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SamplingCtrl.v                        ;         ;
; Modules/sysInit.v                     ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/sysInit.v                     ;         ;
; Modules/TestDDS.v                     ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/TestDDS.v                     ;         ;
; Modules/DDSRef.v                      ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDSRef.v                      ;         ;
; Modules/HoldZeroCtrl.v                ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/HoldZeroCtrl.v                ;         ;
; Modules/SysIndicators.v               ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SysIndicators.v               ;         ;
; Modules/MasterStateMachine.v          ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/MasterStateMachine.v          ;         ;
; Modules/DemodCtrl.v                   ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DemodCtrl.v                   ;         ;
; Modules/HoldZero.v                    ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/HoldZero.v                    ;         ;
; Modules/DDSCtrl.v                     ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDSCtrl.v                     ;         ;
; Modules/USBCtrl.v                     ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v                     ;         ;
; Modules/PGA.v                         ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/PGA.v                         ;         ;
; SwitchArray.v                         ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchArray.v                         ;         ;
; IPs/NCO_st.v                          ; yes             ; User Verilog HDL File                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v                          ;         ;
; IPs/NCO.v                             ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO.v                             ;         ;
; IPs/Altmult_accum0.v                  ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v                  ;         ;
; IPs/SwitchROM.v                       ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/SwitchROM.v                       ;         ;
; IPs/altpll0.v                         ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v                         ;         ;
; IPs/USBFIFO.v                         ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/USBFIFO.v                         ;         ;
; SwitchROM12eS.v                       ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eS.v                       ;         ;
; SwitchROM12eSemi.v                    ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eSemi.v                    ;         ;
; SwitchROM8eTwin.v                     ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM8eTwin.v                     ;         ;
; SwitchROM12eTwin.v                    ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eTwin.v                    ;         ;
; SwitchMux.v                           ; yes             ; User Wizard-Generated File             ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchMux.v                           ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal131.inc                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                             ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_h6c1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_h6c1.tdf                ;         ;
; switchfile/switchdatasemi12e.mif      ; yes             ; Auto-Found Memory Initialization File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchfile/switchdatasemi12e.mif      ;         ;
; lpm_mux.tdf                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;         ;
; muxlut.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                 ;         ;
; bypassff.inc                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mux_9tc.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mux_9tc.tdf                        ;         ;
; db/altsyncram_pjc1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_pjc1.tdf                ;         ;
; switchfile/switchdataseries8ech1.mif  ; yes             ; Auto-Found Memory Initialization File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchfile/switchdataseries8ech1.mif  ;         ;
; switchrom8esemi.v                     ; yes             ; Auto-Found Wizard-Generated File       ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchrom8esemi.v                     ;         ;
; db/altsyncram_05c1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_05c1.tdf                ;         ;
; switchfile/switchdatasemi8e.mif       ; yes             ; Auto-Found Memory Initialization File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchfile/switchdatasemi8e.mif       ;         ;
; db/altsyncram_smc1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_smc1.tdf                ;         ;
; switchfile/switchdataseries12ech1.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchfile/switchdataseries12ech1.mif ;         ;
; db/altsyncram_k5c1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_k5c1.tdf                ;         ;
; switchfile/switchdatatwin8e.mif       ; yes             ; Auto-Found Memory Initialization File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchfile/switchdatatwin8e.mif       ;         ;
; db/altsyncram_n8c1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_n8c1.tdf                ;         ;
; switchfile/switchdatatwin12e.mif      ; yes             ; Auto-Found Memory Initialization File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchfile/switchdatatwin12e.mif      ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/altpll0_altpll3.v                  ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v                  ;         ;
; dcfifo_mixed_widths.tdf               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                    ;         ;
; db/dcfifo_bpl1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf                    ;         ;
; db/a_gray2bin_0hb.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_gray2bin_0hb.tdf                 ;         ;
; db/a_graycounter_u57.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_u57.tdf              ;         ;
; db/a_graycounter_rjc.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_rjc.tdf              ;         ;
; db/altsyncram_el31.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_el31.tdf                ;         ;
; db/decode_177.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/decode_177.tdf                     ;         ;
; db/mux_038.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mux_038.tdf                        ;         ;
; db/dffpipe_7f9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_7f9.tdf                    ;         ;
; db/dffpipe_se9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_se9.tdf                    ;         ;
; db/alt_synch_pipe_4md.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/alt_synch_pipe_4md.tdf             ;         ;
; db/dffpipe_8f9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_8f9.tdf                    ;         ;
; db/dffpipe_3dc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_3dc.tdf                    ;         ;
; db/alt_synch_pipe_5md.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/alt_synch_pipe_5md.tdf             ;         ;
; db/dffpipe_9f9.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_9f9.tdf                    ;         ;
; db/cmpr_h66.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cmpr_h66.tdf                       ;         ;
; db/cntr_t2e.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_t2e.tdf                       ;         ;
; cord_init_pm.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_init_pm.v        ;         ;
; cord_fs.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_fs.v             ;         ;
; cord_seg_sel.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_seg_sel.v        ;         ;
; asj_nco_fxx.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_fxx.v         ;         ;
; lpm_add_sub.tdf                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                            ;         ;
; addcore.inc                           ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                ;         ;
; look_add.inc                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                               ;         ;
; alt_stratix_add_sub.inc               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                    ;         ;
; db/add_sub_v6h.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_v6h.tdf                    ;         ;
; asj_altqmcpipe.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_altqmcpipe.v      ;         ;
; db/add_sub_m3i.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_m3i.tdf                    ;         ;
; asj_dxx_g.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx_g.v           ;         ;
; asj_dxx.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx.v             ;         ;
; db/add_sub_hsh.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_hsh.tdf                    ;         ;
; asj_nco_apr_dxx.v                     ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_apr_dxx.v     ;         ;
; asj_nco_pxx.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_pxx.v         ;         ;
; db/add_sub_17h.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_17h.tdf                    ;         ;
; cordic_zxor_1p_lpm.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v  ;         ;
; db/add_sub_kqg.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_kqg.tdf                    ;         ;
; cordic_sxor_1p_lpm.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v  ;         ;
; db/add_sub_iqg.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_iqg.tdf                    ;         ;
; cordic_axor_1p_lpm.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v  ;         ;
; db/add_sub_07h.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_07h.tdf                    ;         ;
; cord_2c.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_2c.v             ;         ;
; asj_crd.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_crd.v             ;         ;
; dop_reg.v                             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/dop_reg.v             ;         ;
; asj_nco_isdr.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_isdr.v        ;         ;
; lpm_counter.tdf                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;         ;
; lpm_constant.inc                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; cmpconst.inc                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                               ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;         ;
; dffeea.inc                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                 ;         ;
; alt_counter_stratix.inc               ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;         ;
; db/cntr_hqi.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_hqi.tdf                       ;         ;
; busmux.tdf                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf                                 ;         ;
; db/mux_irc.tdf                        ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mux_irc.tdf                        ;         ;
; altmult_accum.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf                          ;         ;
; db/mult_accum_ojp2.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf                ;         ;
; db/ded_mult_ef81.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf                  ;         ;
; db/dffpipe_e3c.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_e3c.tdf                    ;         ;
; db/zaccum_92l.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/zaccum_92l.tdf                     ;         ;
; db/accum_bcl.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/accum_bcl.tdf                      ;         ;
; altshift_taps.tdf                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                          ;         ;
; db/shift_taps_2jm.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/shift_taps_2jm.tdf                 ;         ;
; db/altsyncram_j0b1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_j0b1.tdf                ;         ;
; db/cntr_gpf.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_gpf.tdf                       ;         ;
; db/cmpr_ifc.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cmpr_ifc.tdf                       ;         ;
; db/cntr_69h.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_69h.tdf                       ;         ;
; db/shift_taps_4jm.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/shift_taps_4jm.tdf                 ;         ;
; db/altsyncram_h0b1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_h0b1.tdf                ;         ;
; db/cntr_tnf.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_tnf.tdf                       ;         ;
; db/cmpr_ffc.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cmpr_ffc.tdf                       ;         ;
; db/cntr_j7h.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_j7h.tdf                       ;         ;
+---------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,701                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 2473                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 658                                                                                        ;
;     -- 3 input functions                    ; 813                                                                                        ;
;     -- <=2 input functions                  ; 1002                                                                                       ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 1183                                                                                       ;
;     -- arithmetic mode                      ; 1290                                                                                       ;
;                                             ;                                                                                            ;
; Total registers                             ; 1993                                                                                       ;
;     -- Dedicated logic registers            ; 1993                                                                                       ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 162                                                                                        ;
; Total memory bits                           ; 288867                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                          ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2404                                                                                       ;
; Total fan-out                               ; 17584                                                                                      ;
; Average fan-out                             ; 3.35                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ECTNew                                                   ; 2473 (3)          ; 1993 (0)     ; 288867      ; 4            ; 0       ; 2         ; 162  ; 0            ; |ECTNew                                                                                                                                                                ; work         ;
;    |DDS:b2v_inst4|                                        ; 1405 (0)          ; 1443 (0)     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4                                                                                                                                                  ; work         ;
;       |NCO:inst|                                          ; 1405 (0)          ; 1443 (0)     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst                                                                                                                                         ; work         ;
;          |NCO_st:NCO_st_inst|                             ; 1405 (0)          ; 1443 (0)     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst                                                                                                                      ; work         ;
;             |asj_altqmcpipe:ux000|                        ; 31 (0)            ; 32 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000                                                                                                 ; work         ;
;                |lpm_add_sub:acc|                          ; 31 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                 ; work         ;
;                   |add_sub_m3i:auto_generated|            ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated                                                      ; work         ;
;             |asj_crd:ux005|                               ; 41 (41)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005                                                                                                        ; work         ;
;             |asj_dxx:ux002|                               ; 47 (0)            ; 33 (1)       ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002                                                                                                        ; work         ;
;                |altshift_taps:dxxpdo_rtl_0|               ; 18 (0)            ; 11 (0)       ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0                                                                             ; work         ;
;                   |shift_taps_2jm:auto_generated|         ; 18 (0)            ; 11 (1)       ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated                                               ; work         ;
;                      |altsyncram_j0b1:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 60          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2                   ; work         ;
;                      |cntr_69h:cntr3|                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_69h:cntr3                                ; work         ;
;                      |cntr_gpf:cntr1|                     ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1                                ; work         ;
;                         |cmpr_ifc:cmpr6|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr6                 ; work         ;
;                |altshift_taps:dxxpdo_rtl_1|               ; 8 (0)             ; 5 (0)        ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1                                                                             ; work         ;
;                   |shift_taps_4jm:auto_generated|         ; 8 (0)             ; 5 (1)        ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated                                               ; work         ;
;                      |altsyncram_h0b1:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|altsyncram_h0b1:altsyncram2                   ; work         ;
;                      |cntr_j7h:cntr3|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_j7h:cntr3                                ; work         ;
;                      |cntr_tnf:cntr1|                     ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|cntr_tnf:cntr1                                ; work         ;
;                |lpm_add_sub:ux014|                        ; 21 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                      ; work         ;
;                   |add_sub_hsh:auto_generated|            ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_hsh:auto_generated                                                           ; work         ;
;             |asj_dxx_g:ux001|                             ; 16 (16)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001                                                                                                      ; work         ;
;             |asj_nco_fxx:ux003|                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003                                                                                                    ; work         ;
;                |lpm_add_sub:acc|                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                    ; work         ;
;                   |add_sub_v6h:auto_generated|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated                                                         ; work         ;
;             |asj_nco_pxx:ux004|                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004                                                                                                    ; work         ;
;                |lpm_add_sub:acc|                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc                                                                                    ; work         ;
;                   |add_sub_17h:auto_generated|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated                                                         ; work         ;
;             |cord_2c:cordinv|                             ; 26 (26)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv                                                                                                      ; work         ;
;             |cord_init_pm:ci|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci                                                                                                      ; work         ;
;             |cordic_axor_1p_lpm:u11|                      ; 39 (25)           ; 39 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u14|                      ; 38 (24)           ; 38 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u17|                      ; 37 (23)           ; 37 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u20|                      ; 36 (22)           ; 36 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u23|                      ; 35 (21)           ; 35 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u26|                      ; 34 (20)           ; 34 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u29|                      ; 33 (19)           ; 33 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u32|                      ; 32 (18)           ; 32 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u35|                      ; 31 (17)           ; 31 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u38|                      ; 30 (16)           ; 30 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u41|                      ; 29 (15)           ; 29 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_07h:auto_generated                                                     ; work         ;
;             |cordic_axor_1p_lpm:u5|                       ; 9 (1)             ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 8 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_07h:auto_generated|            ; 8 (8)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated                                                      ; work         ;
;             |cordic_axor_1p_lpm:u8|                       ; 40 (26)           ; 40 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_07h:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_07h:auto_generated                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u10|                      ; 39 (25)           ; 39 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u13|                      ; 38 (24)           ; 38 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u16|                      ; 37 (23)           ; 37 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u19|                      ; 36 (22)           ; 36 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u22|                      ; 35 (21)           ; 35 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u25|                      ; 34 (20)           ; 34 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u28|                      ; 33 (19)           ; 33 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u31|                      ; 32 (18)           ; 32 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u34|                      ; 31 (17)           ; 31 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u37|                      ; 30 (16)           ; 30 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u40|                      ; 29 (15)           ; 29 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                     ; work         ;
;             |cordic_sxor_1p_lpm:u4|                       ; 14 (2)            ; 16 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 12 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 12 (12)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                      ; work         ;
;             |cordic_sxor_1p_lpm:u7|                       ; 38 (24)           ; 38 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_iqg:auto_generated|            ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_iqg:auto_generated                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u12|                      ; 32 (17)           ; 32 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u15|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u18|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u21|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u24|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u27|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u30|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u33|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u36|                      ; 33 (17)           ; 34 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u39|                      ; 33 (17)           ; 19 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39                                                                                               ; work         ;
;                |lpm_add_sub:u0|                           ; 16 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0                                                                                ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 16 (16)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                     ; work         ;
;             |cordic_zxor_1p_lpm:u3|                       ; 2 (0)             ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u6|                       ; 32 (17)           ; 32 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                      ; work         ;
;             |cordic_zxor_1p_lpm:u9|                       ; 32 (17)           ; 32 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9                                                                                                ; work         ;
;                |lpm_add_sub:u0|                           ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0                                                                                 ; work         ;
;                   |add_sub_kqg:auto_generated|            ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_kqg:auto_generated                                                      ; work         ;
;             |dop_reg:dop|                                 ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop                                                                                                          ; work         ;
;    |DDSRef:b2v_inst6|                                     ; 18 (18)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DDSRef:b2v_inst6                                                                                                                                               ; work         ;
;    |DigitalDemodulation:b2v_inst7|                        ; 53 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst7                                                                                                                                  ; work         ;
;       |DemodCtrl:b2v_inst1|                               ; 53 (53)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1                                                                                                              ; work         ;
;    |DigitalDemodulation:b2v_inst9|                        ; 135 (0)           ; 104 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9                                                                                                                                  ; work         ;
;       |Altmult_accum0:b2v_inst9|                          ; 32 (0)            ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9                                                                                                         ; work         ;
;          |altmult_accum:altmult_accum_component|          ; 32 (0)            ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component                                                                   ; work         ;
;             |mult_accum_ojp2:auto_generated|              ; 32 (0)            ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated                                    ; work         ;
;                |ded_mult_ef81:ded_mult1|                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1            ; work         ;
;                |zaccum_92l:zaccum2|                       ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2                 ; work         ;
;                   |accum_bcl:accum|                       ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum ; work         ;
;       |Altmult_accum0:b2v_inst|                           ; 32 (0)            ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst                                                                                                          ; work         ;
;          |altmult_accum:altmult_accum_component|          ; 32 (0)            ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component                                                                    ; work         ;
;             |mult_accum_ojp2:auto_generated|              ; 32 (0)            ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated                                     ; work         ;
;                |ded_mult_ef81:ded_mult1|                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1             ; work         ;
;                |zaccum_92l:zaccum2|                       ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2                  ; work         ;
;                   |accum_bcl:accum|                       ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum  ; work         ;
;       |DemodCtrl:b2v_inst1|                               ; 71 (71)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1                                                                                                              ; work         ;
;    |HoldZeroCtrl:b2v_inst20|                              ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|HoldZeroCtrl:b2v_inst20                                                                                                                                        ; work         ;
;    |MasterStateMachine:b2v_inst8|                         ; 52 (52)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|MasterStateMachine:b2v_inst8                                                                                                                                   ; work         ;
;    |PGACtrl:b2v_inst12|                                   ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|PGACtrl:b2v_inst12                                                                                                                                             ; work         ;
;    |SamplingCtrl:b2v_inst13|                              ; 134 (134)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SamplingCtrl:b2v_inst13                                                                                                                                        ; work         ;
;    |SwitchCtrl:b2v_inst14|                                ; 437 (0)           ; 29 (0)       ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14                                                                                                                                          ; work         ;
;       |SwitchArray:b2v_inst|                              ; 75 (75)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst                                                                                                                     ; work         ;
;       |SwitchMux:b2v_inst14|                              ; 362 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14                                                                                                                     ; work         ;
;          |lpm_mux:LPM_MUX_component|                      ; 362 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component                                                                                           ; work         ;
;             |mux_9tc:auto_generated|                      ; 362 (362)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated                                                                    ; work         ;
;       |SwitchROM12eS:b2v_inst6|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component                                                                                  ; work         ;
;             |altsyncram_smc1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated                                                   ; work         ;
;       |SwitchROM12eSemi:b2v_inst10|                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_h6c1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated                                               ; work         ;
;       |SwitchROM12eTwin:b2v_inst9|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component                                                                               ; work         ;
;             |altsyncram_n8c1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated                                                ; work         ;
;       |SwitchROM8eSemi:b2v_inst5|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_05c1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated                                                 ; work         ;
;       |SwitchROM8eTwin:b2v_inst8|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8                                                                                                                ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component                                                                                ; work         ;
;             |altsyncram_k5c1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated                                                 ; work         ;
;       |SwitchROM:b2v_inst3|                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component                                                                                      ; work         ;
;             |altsyncram_pjc1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                                                       ; work         ;
;    |SysIndicators:b2v_inst|                               ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SysIndicators:b2v_inst                                                                                                                                         ; work         ;
;    |SysInit:b2v_inst3|                                    ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|SysInit:b2v_inst3                                                                                                                                              ; work         ;
;    |USBCtrl:b2v_inst15|                                   ; 28 (28)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBCtrl:b2v_inst15                                                                                                                                             ; work         ;
;    |USBFIFO:b2v_inst21|                                   ; 129 (0)           ; 160 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21                                                                                                                                             ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 129 (0)           ; 160 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                           ; work         ;
;          |dcfifo_bpl1:auto_generated|                     ; 129 (19)          ; 160 (41)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated                                                                ; work         ;
;             |a_gray2bin_0hb:rdptr_g_gray2bin|             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin                                ; work         ;
;             |a_gray2bin_0hb:rs_dgwp_gray2bin|             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rs_dgwp_gray2bin                                ; work         ;
;             |a_graycounter_rjc:wrptr_g1p|                 ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p                                    ; work         ;
;             |a_graycounter_u57:rdptr_g1p|                 ; 24 (24)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p                                    ; work         ;
;             |alt_synch_pipe_4md:rs_dgwp|                  ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp                                     ; work         ;
;                |dffpipe_8f9:dffpipe9|                     ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9                ; work         ;
;             |alt_synch_pipe_5md:ws_dgrp|                  ; 0 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp                                     ; work         ;
;                |dffpipe_9f9:dffpipe12|                    ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_9f9:dffpipe12               ; work         ;
;             |altsyncram_el31:fifo_ram|                    ; 19 (1)            ; 3 (3)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram                                       ; work         ;
;                |decode_177:wren_decode_a|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:wren_decode_a              ; work         ;
;                |mux_038:mux7|                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|mux_038:mux7                          ; work         ;
;             |cmpr_h66:rdempty_eq_comp|                    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp                                       ; work         ;
;             |cmpr_h66:wrfull_eq_comp|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:wrfull_eq_comp                                        ; work         ;
;             |cntr_t2e:cntr_b|                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b                                                ; work         ;
;             |dffpipe_3dc:wraclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr                                             ; work         ;
;             |dffpipe_7f9:rs_brp|                          ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp                                             ; work         ;
;             |dffpipe_se9:rs_bwp|                          ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp                                             ; work         ;
;    |altpll0:b2v_inst16|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|altpll0:b2v_inst16                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|altpll0:b2v_inst16|altpll:altpll_component                                                                                                                     ; work         ;
;          |altpll0_altpll3:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ECTNew|altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated                                                                                      ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|altsyncram_j0b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 2            ; 30           ; 2            ; 60     ; None                                    ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|altsyncram_h0b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 13           ; 3            ; 13           ; 39     ; None                                    ;
; SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 128          ; 64           ; --           ; --           ; 8192   ; ./switchFile/switchDataSeries12eCh1.mif ;
; SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 64           ; 64           ; --           ; --           ; 4096   ; ./switchFile/switchDataSemi12e.mif      ;
; SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 128          ; 64           ; --           ; --           ; 8192   ; ./switchFile/switchDataTwin12e.mif      ;
; SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 32           ; 64           ; --           ; --           ; 2048   ; ./switchFile/switchDataSemi8e.mif       ;
; SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 32           ; 64           ; --           ; --           ; 2048   ; ./switchFile/switchDataTwin8e.mif       ;
; SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM              ; 32           ; 64           ; --           ; --           ; 2048   ; ./switchFile/switchDataSeries8eCh1.mif  ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 64           ; 16384        ; 16           ; 262144 ; None                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                      ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                                                                          ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; NCO                 ; 13.1    ; N/A          ; N/A          ; |ECTNew|DDS:b2v_inst4|NCO:inst                                           ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO.v                            ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_fs.v            ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci        ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_init_pm.v       ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv        ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_2c.v            ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_seg_sel:css       ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_seg_sel.v       ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/dop_reg.v            ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000   ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_altqmcpipe.v     ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001        ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx_g.v          ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002          ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx.v            ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003      ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_fxx.v        ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004      ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_pxx.v        ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005          ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_crd.v            ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219 ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_apr_dxx.v    ;
; Altera ; NCO                 ; N/A     ; Oct 2013     ; Licensed     ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_isdr.v       ;
; Altera ; ALTMULT_ACCUM (MAC) ; 13.1    ; N/A          ; N/A          ; |ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v                 ;
; Altera ; ALTMULT_ACCUM (MAC) ; 13.1    ; N/A          ; N/A          ; |ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9           ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v                 ;
; Altera ; ALTMULT_ACCUM (MAC) ; 13.1    ; N/A          ; N/A          ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst            ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v                 ;
; Altera ; ALTMULT_ACCUM (MAC) ; 13.1    ; N/A          ; N/A          ; |ECTNew|DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9           ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v                 ;
; Altera ; ROM: 1-PORT         ; 13.1    ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3                        ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/SwitchROM.v                      ;
; Altera ; ROM: 1-PORT         ; N/A     ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchrom8esemi.v                    ;
; Altera ; ROM: 1-PORT         ; 13.1    ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6                    ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eS.v                      ;
; Altera ; ROM: 1-PORT         ; 13.1    ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8                  ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM8eTwin.v                    ;
; Altera ; ROM: 1-PORT         ; 13.1    ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9                 ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eTwin.v                   ;
; Altera ; ROM: 1-PORT         ; 13.1    ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10                ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eSemi.v                   ;
; Altera ; LPM_MUX             ; 13.1    ; N/A          ; N/A          ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14                       ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchMux.v                          ;
; Altera ; ALTPLL              ; 13.1    ; N/A          ; N/A          ; |ECTNew|altpll0:b2v_inst16                                               ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v                        ;
; Altera ; FIFO                ; 13.1    ; N/A          ; N/A          ; |ECTNew|USBFIFO:b2v_inst21                                               ; D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/USBFIFO.v                        ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |ECTNew|DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat ;
+-----------+-----------+-----------+--------------------------------------------+
; Name      ; Stat.0000 ; Stat.0010 ; Stat.0001                                  ;
+-----------+-----------+-----------+--------------------------------------------+
; Stat.0000 ; 0         ; 0         ; 0                                          ;
; Stat.0001 ; 1         ; 0         ; 1                                          ;
; Stat.0010 ; 1         ; 1         ; 0                                          ;
+-----------+-----------+-----------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |ECTNew|DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Stat ;
+-----------+-----------+-----------+--------------------------------------------+
; Name      ; Stat.0000 ; Stat.0010 ; Stat.0001                                  ;
+-----------+-----------+-----------+--------------------------------------------+
; Stat.0000 ; 0         ; 0         ; 0                                          ;
; Stat.0001 ; 1         ; 0         ; 1                                          ;
; Stat.0010 ; 1         ; 1         ; 0                                          ;
+-----------+-----------+-----------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |ECTNew|USBCtrl:b2v_inst15|StatR                 ;
+-------------+-------------+------------+------------+------------+
; Name        ; StatR.RDONE ; StatR.READ ; StatR.0001 ; StatR.0000 ;
+-------------+-------------+------------+------------+------------+
; StatR.0000  ; 0           ; 0          ; 0          ; 0          ;
; StatR.0001  ; 0           ; 0          ; 1          ; 1          ;
; StatR.READ  ; 0           ; 1          ; 0          ; 1          ;
; StatR.RDONE ; 1           ; 0          ; 0          ; 1          ;
+-------------+-------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |ECTNew|USBCtrl:b2v_inst15|StatW                                            ;
+-------------+-------------+-------------+------------+------------+------------+------------+
; Name        ; StatW.WDONE ; StatW.WRITE ; StatW.0011 ; StatW.0010 ; StatW.0001 ; StatW.0000 ;
+-------------+-------------+-------------+------------+------------+------------+------------+
; StatW.0000  ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ;
; StatW.0001  ; 0           ; 0           ; 0          ; 0          ; 1          ; 1          ;
; StatW.0010  ; 0           ; 0           ; 0          ; 1          ; 0          ; 1          ;
; StatW.0011  ; 0           ; 0           ; 1          ; 0          ; 0          ; 1          ;
; StatW.WRITE ; 0           ; 1           ; 0          ; 0          ; 0          ; 1          ;
; StatW.WDONE ; 1           ; 0           ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |ECTNew|SamplingCtrl:b2v_inst13|Stat1 ;
+------------+------------------------------------------+
; Name       ; Stat1.0001                               ;
+------------+------------------------------------------+
; Stat1.0000 ; 0                                        ;
; Stat1.0001 ; 1                                        ;
+------------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |ECTNew|SamplingCtrl:b2v_inst13|Stat ;
+-----------+-----------+-----------+------------------+
; Name      ; Stat.0000 ; Stat.0010 ; Stat.0001        ;
+-----------+-----------+-----------+------------------+
; Stat.0000 ; 0         ; 0         ; 0                ;
; Stat.0001 ; 1         ; 0         ; 1                ;
; Stat.0010 ; 1         ; 1         ; 0                ;
+-----------+-----------+-----------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |ECTNew|SysIndicators:b2v_inst|Stat ;
+-----------+-----------------------------------------+
; Name      ; Stat.0001                               ;
+-----------+-----------------------------------------+
; Stat.0000 ; 0                                       ;
; Stat.0001 ; 1                                       ;
+-----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][14]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][13]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][12]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][11]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][10]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][9]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][8]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][6]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][5]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][4]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corz[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corx[0,2,4,7,10,11,13]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|cory[0..13]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corz[15]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[0..13,15]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][14]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][13]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][12]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][11]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][10]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][9]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][8]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][6]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][5]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][4]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][14]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][13]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][12]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][11]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][10]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][9]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][8]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][6]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][5]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][4]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][14]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][13]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][12]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][11]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][10]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][9]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][8]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][7]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][6]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][5]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][4]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][1]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[0..31] ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DataOut[0..13]                                                                                                              ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Aclr                                                                                                                        ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|ClkMultEn                                                                                                                   ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[0..31]  ; Lost fanout                                                                                                                             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_hqi:auto_generated|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                             ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[0,7]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[0,2,3,5,7..10,14,16,21..23,25,27..31]                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[0,2,4,7,10,11,13]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                  ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11,12]                                             ; Lost fanout                                                                                                                             ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp|dffe8a[13,14]                                              ; Lost fanout                                                                                                                             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0,2,3,5,7..10,14,16,21..23,25,27..31]                                                          ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|a[0,15]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[0,2,4,7,10,11,13]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[2,4,7,10,11,13]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|xordvalue[0..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|xordvalue[0..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[1,3..14]                                                                                           ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[0]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39|xordvalue[2]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|xordvalue[1..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|xordvalue[1..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[0,2,4..14]                                                                                         ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[1]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36|xordvalue[3]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|xordvalue[2..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|xordvalue[2..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[0,1,3,5..14]                                                                                       ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[2]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33|xordvalue[4]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|xordvalue[3..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|xordvalue[3..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[0..2,4,6..14]                                                                                      ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[3]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30|xordvalue[5]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|xordvalue[4..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[4..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[1..3,5,7..14]                                                                                      ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[0,4]                                                                                               ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27|xordvalue[6]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|xordvalue[5..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[5..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[0,2..4,6,8..14]                                                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[1,5]                                                                                               ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24|xordvalue[7]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|xordvalue[6..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[6..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[1,3..5,7,9..14]                                                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[0,2,6]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21|xordvalue[8]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|xordvalue[7..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[7..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[2,4..6,8,10..14]                                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[0,1,3,7]                                                                                           ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18|xordvalue[9]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|xordvalue[8..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[8..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[0,3,5..7,9,11..14]                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[1,2,4,8]                                                                                           ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15|xordvalue[10]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|xordvalue[9..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[9..12]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[0,2..4,6..8,10,12..14]                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[1,5,9]                                                                                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[11]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|xordvalue[10..12]                                                                                            ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[10..12]                                                                                            ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10|xordvalue[13]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[0,3,10,11,13,14]                                                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[15]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[1,2,4..9]                                                                                           ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[12]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|xordvalue[11,12]                                                                                              ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8|xordvalue[13]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[11,12]                                                                                              ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[13]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[0..2,4,5,9,11,12,14]                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|xordvalue[1,3,6,9,10,12,13]                                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|xordvalue[1,3,6,9,10,12,13]                                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[0]                                                                                                          ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[3,6..8,10]                                                                                          ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[13]                                               ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[12]                                                                                                               ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[12]                                                             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[9]                                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[9]                                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[8]                                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[8]                                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[6]                                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[6]                                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[5]                                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[5]                                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[3]                                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[3]                                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[1]                                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[1]                                                              ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[6]                                                                                                                         ; Merged with SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[1]                                                                       ;
; SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[3]                                                                                                                         ; Merged with SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|measNum[2]                                                                       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|xordvalue[2,4,5,7,8,11]                                                                                       ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|xordvalue[0,2,4,5,7,8,11]                                                                                     ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[1,3,5,6,8,9]                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[12]                                                       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[1,4,6,12,13,15,17..20,24,26]                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[1,3,5,6,8,9,12]                                                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                          ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[1,4,6,12,13,15,17..20,24,26]                             ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[11]    ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corx[1,3,5,6,8,9,12]                                                                                                ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[11]    ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[14]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[11]    ;
; MasterStateMachine:b2v_inst8|Stat[1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated|pipeline_dffe[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; SysIndicators:b2v_inst|LED3                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_d[0]                                                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_y_res_2c[0]                                                ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_x_res_2c[0]                                                                                                  ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv|cordic_x_res_d[0]                                                 ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|xordvalue[15]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|a[0]                                                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[0]                                                                                                          ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|a[0]                                                        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[10]                                                                                                         ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[11]                                                       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|xordvalue[15]                                                                                                 ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|a[0]                                                        ;
; SysInit:b2v_inst3|Stat[3,4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[6]                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[9]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[1]                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[3]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[2,4,7,11]                                                                                                   ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[13]                                                       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[3,5,6,8,9]                                                                                                  ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[12]                                                       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|a[1]                                                                                                          ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|xordvalue[0]                                                ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[4]                                                                                                  ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[7]                                                ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat~9                                                                                                                      ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Stat~10                                                                                                                     ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Stat~9                                                                                                                      ; Lost fanout                                                                                                                             ;
; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Stat~10                                                                                                                     ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatR~4                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatR~5                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatR~6                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatR~7                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatW~4                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatW~5                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatW~6                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; USBCtrl:b2v_inst15|StatW~7                                                                                                                                                    ; Lost fanout                                                                                                                             ;
; SamplingCtrl:b2v_inst13|Stat1~7                                                                                                                                               ; Lost fanout                                                                                                                             ;
; SamplingCtrl:b2v_inst13|Stat1~8                                                                                                                                               ; Lost fanout                                                                                                                             ;
; SamplingCtrl:b2v_inst13|Stat1~9                                                                                                                                               ; Lost fanout                                                                                                                             ;
; SamplingCtrl:b2v_inst13|Stat~6                                                                                                                                                ; Lost fanout                                                                                                                             ;
; SamplingCtrl:b2v_inst13|Stat~7                                                                                                                                                ; Lost fanout                                                                                                                             ;
; SysIndicators:b2v_inst|Stat~5                                                                                                                                                 ; Lost fanout                                                                                                                             ;
; SysIndicators:b2v_inst|Stat~6                                                                                                                                                 ; Lost fanout                                                                                                                             ;
; SysIndicators:b2v_inst|Stat~7                                                                                                                                                 ; Lost fanout                                                                                                                             ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|a[0]                                                                                                         ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|xordvalue[15]                                              ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[0]                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated|pipeline_dffe[0]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[3]                                                    ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated|pipeline_dffe[12] ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[1]                                                                                                  ; Merged with DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7|xordvalue[10]                                               ;
; Total Number of Removed Registers = 736                                                                                                                                       ;                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corz[15]                                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[15],      ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[13],      ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[12],      ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[11],      ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[10],      ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[9],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[8],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[7],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[6],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[5],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[4],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[3],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[2],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[1],       ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|xordvalue[0]        ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corx[13]                                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[13],                    ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[11],                    ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[10],                    ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[7],                     ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[13],                    ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[11],                    ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[10],                    ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1x[7]                      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs|cor1y[0]                                                                                                             ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[13],              ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[11],              ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[10],              ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|a[7]                ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][0]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][0],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][0],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][0]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][15]                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][15], ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][15], ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][15]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][14]                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][14], ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][14], ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][14]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][13]                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][13], ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][13], ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][13]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][12]                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][12], ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][12], ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][12]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][11]                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][11], ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][11], ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][11]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][10]                                                                                         ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][10], ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][10], ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][10]  ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][9]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][9],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][9],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][9]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][8]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][8],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][8],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][8]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][7]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][7],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][7],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][7]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][6]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][6],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][6],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][6]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][5]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][5],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][5],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][5]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][4]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][4],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][4],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][4]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][3]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][3],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][3],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][3]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][2]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][2],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][2],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][2]   ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[0][1]                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[1][1],  ;
;                                                                                                                                                                            ; due to stuck port data_in ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[2][1],  ;
;                                                                                                                                                                            ;                           ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|phi_mod_int_reg[3][1]   ;
; DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum|acc_ffa[31] ; Lost Fanouts              ; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|Aclr,                             ;
;                                                                                                                                                                            ;                           ; DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|ClkMultEn                         ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[31]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[31]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[30]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[30]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[29]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[29]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[28]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[28]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[27]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[27]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[25]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[25]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[23]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[23]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[22]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[22]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[21]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[21]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[16]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[16]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[14]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[10]                                                   ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10]  ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[9]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[9]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[8]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[7]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[5]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[3]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[3]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[2]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[2]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated|pipeline_dffe[0]                                                    ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corz[0]                                                                                                          ; Stuck at GND              ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|a[15]               ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
; MasterStateMachine:b2v_inst8|Stat[1]                                                                                                                                       ; Stuck at GND              ; SysIndicators:b2v_inst|LED3                                                         ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1993  ;
; Number of registers using Synchronous Clear  ; 139   ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 1979  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 274   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SysIndicators:b2v_inst|LED1                                                                                                               ; 2       ;
; SysIndicators:b2v_inst|LED2                                                                                                               ; 2       ;
; DDSRef:b2v_inst6|CS                                                                                                                       ; 2       ;
; DDSRef:b2v_inst6|WR                                                                                                                       ; 2       ;
; USBCtrl:b2v_inst15|PKTEND                                                                                                                 ; 4       ;
; PGACtrl:b2v_inst12|PGA1[0]                                                                                                                ; 1       ;
; PGACtrl:b2v_inst12|PGA1[1]                                                                                                                ; 1       ;
; PGACtrl:b2v_inst12|PGA2[0]                                                                                                                ; 1       ;
; PGACtrl:b2v_inst12|PGA2[1]                                                                                                                ; 1       ;
; SysInit:b2v_inst3|AutoRst                                                                                                                 ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0|shift_taps_2jm:auto_generated|dffe4                    ; 2       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter8a0    ; 6       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; 1       ;
; USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p|parity9       ; 4       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[15]                                                                    ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[12]                                                                    ; 3       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[11]                                                                    ; 2       ;
; DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1|Aclr                                                                                    ; 69      ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[9]                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[7]                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[6]                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[4]                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[3]                                                                     ; 2       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[2]                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                     ; 1       ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1|shift_taps_4jm:auto_generated|dffe4                    ; 13      ;
; Total number of inverted registers = 26                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------+
; Register Name                                                                                                                  ; Megafunction                                                         ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------+
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_seg_sel:css|seg_rot[0,1]                                                        ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_seg_sel:css|zheld[0..28][0,1]                                                   ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated|pipeline_dffe[14,15]    ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[19,20]                                                          ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_0 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated|pipeline_dffe[1..13] ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|a[1..13]                                                       ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci|corz[1..13]                                                          ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated|pipeline_dffe[0..12]    ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo[5..17]                                                          ; DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_1 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ECTNew|SysIndicators:b2v_inst|Cnt[1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ECTNew|DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1|DemodEn         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ECTNew|HoldZeroCtrl:b2v_inst20|periodCnt[4]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ECTNew|SysInit:b2v_inst3|Stat[4]                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|sin_o[9]  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005|cos_o[13] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|tempIndex[5]           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst|switchAddr[6]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |ECTNew|MasterStateMachine:b2v_inst8|tempUSBDat[9]                        ;
; 32:1               ; 3 bits    ; 63 LEs        ; 6 LEs                ; 57 LEs                 ; Yes        ; |ECTNew|DDSRef:b2v_inst6|Stat[0]                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ECTNew|MasterStateMachine:b2v_inst8|tempUSBDat[4]                        ;
; 33:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |ECTNew|SysInit:b2v_inst3|Stat[0]                                         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |ECTNew|SamplingCtrl:b2v_inst13|USBWrite[22]                              ;
; 33:1               ; 16 bits   ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |ECTNew|SysInit:b2v_inst3|Cnt[1]                                          ;
; 34:1               ; 5 bits    ; 110 LEs       ; 5 LEs                ; 105 LEs                ; Yes        ; |ECTNew|SysInit:b2v_inst3|Temp[0]                                         ;
; 259:1              ; 3 bits    ; 516 LEs       ; 9 LEs                ; 507 LEs                ; Yes        ; |ECTNew|MasterStateMachine:b2v_inst8|EnSingle                             ;
; 260:1              ; 3 bits    ; 519 LEs       ; 30 LEs               ; 489 LEs                ; Yes        ; |ECTNew|MasterStateMachine:b2v_inst8|tempUSBDat[2]                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ECTNew|SamplingCtrl:b2v_inst13|tempUSBData                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ECTNew|SamplingCtrl:b2v_inst13|tempUSBData                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |ECTNew|SamplingCtrl:b2v_inst13|Stat1                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_9f9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SysIndicators:b2v_inst ;
+----------------+----------------------+-----------------------------+
; Parameter Name ; Value                ; Type                        ;
+----------------+----------------------+-----------------------------+
; Idle           ; 00                   ; Unsigned Binary             ;
; Check          ; 01                   ; Unsigned Binary             ;
; Work           ; 10                   ; Unsigned Binary             ;
; FlashCnt       ; 11110100001001000000 ; Unsigned Binary             ;
+----------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst ;
+----------------+------------------+-----------------------------------------------------+
; Parameter Name ; Value            ; Type                                                ;
+----------------+------------------+-----------------------------------------------------+
; SCh8eCali      ; 0001100000000010 ; Unsigned Binary                                     ;
; SCh8eImg       ; 0010100000000010 ; Unsigned Binary                                     ;
; SCh12eCali     ; 0001110000000010 ; Unsigned Binary                                     ;
; SCh12eImg      ; 0010110000000010 ; Unsigned Binary                                     ;
; PCh8eCali      ; 1110100000000010 ; Unsigned Binary                                     ;
; PCh8eImg       ; 1111100000000010 ; Unsigned Binary                                     ;
; PCh12eCali     ; 1110110000000010 ; Unsigned Binary                                     ;
; PCh12eImg      ; 1111110000000010 ; Unsigned Binary                                     ;
; TCh8eCali      ; 0001100000000011 ; Unsigned Binary                                     ;
; TCh8eImg       ; 0010100000000011 ; Unsigned Binary                                     ;
; TCh12eCali     ; 0001110000000011 ; Unsigned Binary                                     ;
; TCh12eImg      ; 0010110000000011 ; Unsigned Binary                                     ;
; SData          ; 0001000000000100 ; Unsigned Binary                                     ;
; TData          ; 0001000100000100 ; Unsigned Binary                                     ;
; Stop           ; 0000000000000110 ; Unsigned Binary                                     ;
+----------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                 ;
+------------------------------------+------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                              ;
; WIDTH_A                            ; 64                                 ; Signed Integer                                       ;
; WIDTHAD_A                          ; 6                                  ; Signed Integer                                       ;
; NUMWORDS_A                         ; 64                                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                              ;
; WIDTH_B                            ; 1                                  ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                              ;
; INIT_FILE                          ; ./switchFile/switchDataSemi12e.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone III                        ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_h6c1                    ; Untyped                                              ;
+------------------------------------+------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 64          ; Signed Integer                                                             ;
; LPM_SIZE               ; 10          ; Signed Integer                                                             ;
; LPM_WIDTHS             ; 4           ; Signed Integer                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                    ;
; CBXI_PARAMETER         ; mux_9tc     ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                    ;
+------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                     ;
+------------------------------------+----------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                  ;
; WIDTH_A                            ; 64                                     ; Signed Integer                           ;
; WIDTHAD_A                          ; 5                                      ; Signed Integer                           ;
; NUMWORDS_A                         ; 32                                     ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0                                 ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                  ;
; WIDTH_B                            ; 1                                      ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                  ;
; INIT_FILE                          ; ./switchFile/switchDataSeries8eCh1.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone III                            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_pjc1                        ; Untyped                                  ;
+------------------------------------+----------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                ;
+------------------------------------+-----------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                             ;
; WIDTH_A                            ; 64                                ; Signed Integer                                      ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer                                      ;
; NUMWORDS_A                         ; 32                                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                             ;
; WIDTH_B                            ; 1                                 ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                             ;
; INIT_FILE                          ; ./switchFile/switchDataSemi8e.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_05c1                   ; Untyped                                             ;
+------------------------------------+-----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                        ;
+------------------------------------+-----------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                     ;
; WIDTH_A                            ; 64                                      ; Signed Integer                              ;
; WIDTHAD_A                          ; 7                                       ; Signed Integer                              ;
; NUMWORDS_A                         ; 128                                     ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0                                  ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                     ;
; WIDTH_B                            ; 1                                       ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                     ;
; INIT_FILE                          ; ./switchFile/switchDataSeries12eCh1.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone III                             ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_smc1                         ; Untyped                                     ;
+------------------------------------+-----------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                ;
+------------------------------------+-----------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                             ;
; WIDTH_A                            ; 64                                ; Signed Integer                                      ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer                                      ;
; NUMWORDS_A                         ; 32                                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                             ;
; WIDTH_B                            ; 1                                 ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                             ;
; INIT_FILE                          ; ./switchFile/switchDataTwin8e.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_k5c1                   ; Untyped                                             ;
+------------------------------------+-----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                ;
+------------------------------------+------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                             ;
; WIDTH_A                            ; 64                                 ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                                  ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                             ;
; WIDTH_B                            ; 1                                  ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                             ;
; INIT_FILE                          ; ./switchFile/switchDataTwin12e.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone III                        ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_n8c1                    ; Untyped                                             ;
+------------------------------------+------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBCtrl:b2v_inst15 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; EP2            ; 00    ; Unsigned Binary                        ;
; EP4            ; 01    ; Unsigned Binary                        ;
; EP6            ; 10    ; Unsigned Binary                        ;
; EP8            ; 11    ; Unsigned Binary                        ;
; IDLE           ; 0000  ; Unsigned Binary                        ;
; WRITE          ; 0100  ; Unsigned Binary                        ;
; WDONE          ; 0101  ; Unsigned Binary                        ;
; READ           ; 0010  ; Unsigned Binary                        ;
; RDONE          ; 0011  ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:b2v_inst16|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 50000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 3                         ; Signed Integer              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 5                         ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 3                         ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 2                         ; Signed Integer              ;
; CLK3_DIVIDE_BY                ; 20                        ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 16667                     ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK4                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; altpll0_altpll3           ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDSCtrl:b2v_inst17     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; Freq100KHz     ; 42949673                         ; Signed Integer  ;
; Freq200KHz     ; 85899346                         ; Signed Integer  ;
; Freq500KHz     ; 214748365                        ; Signed Integer  ;
; Freq1MKHz      ; 429496730                        ; Signed Integer  ;
; FrMod          ; 00000000000000000000000000000000 ; Unsigned Binary ;
; PhMod          ; 0000000000000000                 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HoldZeroCtrl:b2v_inst20 ;
+----------------+----------------+------------------------------------+
; Parameter Name ; Value          ; Type                               ;
+----------------+----------------+------------------------------------+
; SamplePeriod   ; 9              ; Signed Integer                     ;
; Zero           ; 10000000000000 ; Unsigned Binary                    ;
+----------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                     ;
+--------------------------+-------------+--------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                  ;
; LPM_NUMWORDS             ; 4096        ; Signed Integer                                                           ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                  ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                           ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                           ;
; LPM_WIDTHU               ; 12          ; Signed Integer                                                           ;
; LPM_WIDTHU_R             ; 14          ; Signed Integer                                                           ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                  ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                           ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                  ; ON          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                           ;
; CBXI_PARAMETER           ; dcfifo_bpl1 ; Untyped                                                                  ;
+--------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SysInit:b2v_inst3 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TrigPrd        ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; mpr            ; 14    ; Signed Integer                                                ;
; apr            ; 32    ; Signed Integer                                                ;
; apri           ; 16    ; Signed Integer                                                ;
; aprf           ; 32    ; Signed Integer                                                ;
; aprp           ; 16    ; Signed Integer                                                ;
; aprid          ; 21    ; Signed Integer                                                ;
; dpri           ; 5     ; Signed Integer                                                ;
; cpr            ; 4     ; Signed Integer                                                ;
; mval           ; 14    ; Signed Integer                                                ;
; nstages        ; 29    ; Signed Integer                                                ;
; X0             ; 4970  ; Signed Integer                                                ;
; Z0             ; 16384 ; Signed Integer                                                ;
; Z1             ; 9672  ; Signed Integer                                                ;
; Z2             ; 5110  ; Signed Integer                                                ;
; Z3             ; 2594  ; Signed Integer                                                ;
; Z4             ; 1302  ; Signed Integer                                                ;
; Z5             ; 651   ; Signed Integer                                                ;
; Z6             ; 325   ; Signed Integer                                                ;
; Z7             ; 162   ; Signed Integer                                                ;
; Z8             ; 81    ; Signed Integer                                                ;
; Z9             ; 40    ; Signed Integer                                                ;
; Z10            ; 20    ; Signed Integer                                                ;
; Z11            ; 10    ; Signed Integer                                                ;
; Z12            ; 5     ; Signed Integer                                                ;
; Z13            ; 2     ; Signed Integer                                                ;
; Z14            ; 0     ; Signed Integer                                                ;
; Z15            ; 0     ; Signed Integer                                                ;
; Z16            ; 0     ; Signed Integer                                                ;
; Z17            ; 0     ; Signed Integer                                                ;
; Z18            ; 0     ; Signed Integer                                                ;
; Z19            ; 0     ; Signed Integer                                                ;
; Z20            ; 0     ; Signed Integer                                                ;
; Z21            ; 0     ; Signed Integer                                                ;
; Z22            ; 0     ; Signed Integer                                                ;
; Z23            ; 0     ; Signed Integer                                                ;
; Z24            ; 0     ; Signed Integer                                                ;
; Z25            ; 0     ; Signed Integer                                                ;
; Z26            ; 0     ; Signed Integer                                                ;
; Z27            ; 0     ; Signed Integer                                                ;
; Z28            ; 0     ; Signed Integer                                                ;
; Z29            ; 0     ; Signed Integer                                                ;
; Z30            ; 0     ; Signed Integer                                                ;
; Z31            ; 0     ; Signed Integer                                                ;
; nc             ; 1     ; Signed Integer                                                ;
; pl             ; 1     ; Signed Integer                                                ;
; log2nc         ; 0     ; Signed Integer                                                ;
; outselinit     ; -1    ; Signed Integer                                                ;
; paci0          ; 0     ; Signed Integer                                                ;
; paci1          ; 0     ; Signed Integer                                                ;
; paci2          ; 0     ; Signed Integer                                                ;
; paci3          ; 0     ; Signed Integer                                                ;
; paci4          ; 0     ; Signed Integer                                                ;
; paci5          ; 0     ; Signed Integer                                                ;
; paci6          ; 0     ; Signed Integer                                                ;
; paci7          ; 0     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:b2v_inst4|BUSMUX:inst3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Untyped                                        ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:b2v_inst4|TestDDS:inst1 ;
+----------------+-----------+---------------------------------------------+
; Parameter Name ; Value     ; Type                                        ;
+----------------+-----------+---------------------------------------------+
; Freq100KHz     ; 42949673  ; Signed Integer                              ;
; Freq200KHz     ; 85899346  ; Signed Integer                              ;
; Freq500KHz     ; 214748365 ; Signed Integer                              ;
; Freq1MKHz      ; 429496730 ; Signed Integer                              ;
; FrMod          ; 0         ; Signed Integer                              ;
; PhMod          ; 0         ; Signed Integer                              ;
+----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDSRef:b2v_inst6 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; RefHigh        ; 11111111 ; Unsigned Binary                   ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                            ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                         ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                         ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                         ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                         ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                         ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                         ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                         ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                         ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                         ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                         ;
; COEF0_0                              ; 0               ; Untyped                                                                         ;
; COEF0_1                              ; 0               ; Untyped                                                                         ;
; COEF0_2                              ; 0               ; Untyped                                                                         ;
; COEF0_3                              ; 0               ; Untyped                                                                         ;
; COEF0_4                              ; 0               ; Untyped                                                                         ;
; COEF0_5                              ; 0               ; Untyped                                                                         ;
; COEF0_6                              ; 0               ; Untyped                                                                         ;
; COEF0_7                              ; 0               ; Untyped                                                                         ;
; COEF1_0                              ; 0               ; Untyped                                                                         ;
; COEF1_1                              ; 0               ; Untyped                                                                         ;
; COEF1_2                              ; 0               ; Untyped                                                                         ;
; COEF1_3                              ; 0               ; Untyped                                                                         ;
; COEF1_4                              ; 0               ; Untyped                                                                         ;
; COEF1_5                              ; 0               ; Untyped                                                                         ;
; COEF1_6                              ; 0               ; Untyped                                                                         ;
; COEF1_7                              ; 0               ; Untyped                                                                         ;
; COEF2_0                              ; 0               ; Untyped                                                                         ;
; COEF2_1                              ; 0               ; Untyped                                                                         ;
; COEF2_2                              ; 0               ; Untyped                                                                         ;
; COEF2_3                              ; 0               ; Untyped                                                                         ;
; COEF2_4                              ; 0               ; Untyped                                                                         ;
; COEF2_5                              ; 0               ; Untyped                                                                         ;
; COEF2_6                              ; 0               ; Untyped                                                                         ;
; COEF2_7                              ; 0               ; Untyped                                                                         ;
; COEF3_0                              ; 0               ; Untyped                                                                         ;
; COEF3_1                              ; 0               ; Untyped                                                                         ;
; COEF3_2                              ; 0               ; Untyped                                                                         ;
; COEF3_3                              ; 0               ; Untyped                                                                         ;
; COEF3_4                              ; 0               ; Untyped                                                                         ;
; COEF3_5                              ; 0               ; Untyped                                                                         ;
; COEF3_6                              ; 0               ; Untyped                                                                         ;
; COEF3_7                              ; 0               ; Untyped                                                                         ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                         ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                         ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                         ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                         ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                         ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                         ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                         ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                         ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                         ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                         ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                         ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                         ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                         ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                         ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                         ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                         ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                         ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                         ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                         ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                         ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                         ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                         ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                         ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                         ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                         ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                         ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                         ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                         ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                         ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                         ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                         ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                         ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                         ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                         ;
; REPRESENTATION_B                     ; UNSIGNED        ; Untyped                                                                         ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                         ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                         ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                         ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                         ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                         ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                         ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                         ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                         ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                         ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                         ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                         ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                         ;
; WIDTH_A                              ; 14              ; Signed Integer                                                                  ;
; WIDTH_B                              ; 14              ; Signed Integer                                                                  ;
; WIDTH_C                              ; 22              ; Untyped                                                                         ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                         ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                  ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                         ;
; CBXI_PARAMETER                       ; mult_accum_ojp2 ; Untyped                                                                         ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1 ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; SampNum        ; 200      ; Signed Integer                                                     ;
; SampleStart    ; 00000110 ; Unsigned Binary                                                    ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                             ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                          ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                          ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                          ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                          ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                          ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                          ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                          ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                          ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                          ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                          ;
; COEF0_0                              ; 0               ; Untyped                                                                          ;
; COEF0_1                              ; 0               ; Untyped                                                                          ;
; COEF0_2                              ; 0               ; Untyped                                                                          ;
; COEF0_3                              ; 0               ; Untyped                                                                          ;
; COEF0_4                              ; 0               ; Untyped                                                                          ;
; COEF0_5                              ; 0               ; Untyped                                                                          ;
; COEF0_6                              ; 0               ; Untyped                                                                          ;
; COEF0_7                              ; 0               ; Untyped                                                                          ;
; COEF1_0                              ; 0               ; Untyped                                                                          ;
; COEF1_1                              ; 0               ; Untyped                                                                          ;
; COEF1_2                              ; 0               ; Untyped                                                                          ;
; COEF1_3                              ; 0               ; Untyped                                                                          ;
; COEF1_4                              ; 0               ; Untyped                                                                          ;
; COEF1_5                              ; 0               ; Untyped                                                                          ;
; COEF1_6                              ; 0               ; Untyped                                                                          ;
; COEF1_7                              ; 0               ; Untyped                                                                          ;
; COEF2_0                              ; 0               ; Untyped                                                                          ;
; COEF2_1                              ; 0               ; Untyped                                                                          ;
; COEF2_2                              ; 0               ; Untyped                                                                          ;
; COEF2_3                              ; 0               ; Untyped                                                                          ;
; COEF2_4                              ; 0               ; Untyped                                                                          ;
; COEF2_5                              ; 0               ; Untyped                                                                          ;
; COEF2_6                              ; 0               ; Untyped                                                                          ;
; COEF2_7                              ; 0               ; Untyped                                                                          ;
; COEF3_0                              ; 0               ; Untyped                                                                          ;
; COEF3_1                              ; 0               ; Untyped                                                                          ;
; COEF3_2                              ; 0               ; Untyped                                                                          ;
; COEF3_3                              ; 0               ; Untyped                                                                          ;
; COEF3_4                              ; 0               ; Untyped                                                                          ;
; COEF3_5                              ; 0               ; Untyped                                                                          ;
; COEF3_6                              ; 0               ; Untyped                                                                          ;
; COEF3_7                              ; 0               ; Untyped                                                                          ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                          ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                          ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                          ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                          ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                          ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                          ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                          ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                          ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                          ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                          ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                          ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                          ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                          ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                          ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                          ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                          ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                          ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                          ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                          ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                          ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                          ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                          ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                          ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                          ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                          ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                          ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                          ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                          ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                          ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                          ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                          ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                          ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                          ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                          ;
; REPRESENTATION_B                     ; UNSIGNED        ; Untyped                                                                          ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                          ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                          ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                          ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                          ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                          ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                          ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                          ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                          ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                          ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                          ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                          ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                          ;
; WIDTH_A                              ; 14              ; Signed Integer                                                                   ;
; WIDTH_B                              ; 14              ; Signed Integer                                                                   ;
; WIDTH_C                              ; 22              ; Untyped                                                                          ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                          ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                   ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                          ;
; CBXI_PARAMETER                       ; mult_accum_ojp2 ; Untyped                                                                          ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MasterStateMachine:b2v_inst8 ;
+----------------+------------------+---------------------------------------+
; Parameter Name ; Value            ; Type                                  ;
+----------------+------------------+---------------------------------------+
; Idle           ; 00               ; Unsigned Binary                       ;
; Work           ; 01               ; Unsigned Binary                       ;
; Test           ; 0000000000000001 ; Unsigned Binary                       ;
; Single         ; 0000000000000010 ; Unsigned Binary                       ;
; Twin           ; 0000000000000011 ; Unsigned Binary                       ;
; Data           ; 0000000000000100 ; Unsigned Binary                       ;
; Reserve        ; 0000000000000101 ; Unsigned Binary                       ;
; Stop           ; 0000000000000110 ; Unsigned Binary                       ;
+----------------+------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                            ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                         ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                         ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                         ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                         ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                         ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                         ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                         ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                         ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                         ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                         ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                         ;
; COEF0_0                              ; 0               ; Untyped                                                                         ;
; COEF0_1                              ; 0               ; Untyped                                                                         ;
; COEF0_2                              ; 0               ; Untyped                                                                         ;
; COEF0_3                              ; 0               ; Untyped                                                                         ;
; COEF0_4                              ; 0               ; Untyped                                                                         ;
; COEF0_5                              ; 0               ; Untyped                                                                         ;
; COEF0_6                              ; 0               ; Untyped                                                                         ;
; COEF0_7                              ; 0               ; Untyped                                                                         ;
; COEF1_0                              ; 0               ; Untyped                                                                         ;
; COEF1_1                              ; 0               ; Untyped                                                                         ;
; COEF1_2                              ; 0               ; Untyped                                                                         ;
; COEF1_3                              ; 0               ; Untyped                                                                         ;
; COEF1_4                              ; 0               ; Untyped                                                                         ;
; COEF1_5                              ; 0               ; Untyped                                                                         ;
; COEF1_6                              ; 0               ; Untyped                                                                         ;
; COEF1_7                              ; 0               ; Untyped                                                                         ;
; COEF2_0                              ; 0               ; Untyped                                                                         ;
; COEF2_1                              ; 0               ; Untyped                                                                         ;
; COEF2_2                              ; 0               ; Untyped                                                                         ;
; COEF2_3                              ; 0               ; Untyped                                                                         ;
; COEF2_4                              ; 0               ; Untyped                                                                         ;
; COEF2_5                              ; 0               ; Untyped                                                                         ;
; COEF2_6                              ; 0               ; Untyped                                                                         ;
; COEF2_7                              ; 0               ; Untyped                                                                         ;
; COEF3_0                              ; 0               ; Untyped                                                                         ;
; COEF3_1                              ; 0               ; Untyped                                                                         ;
; COEF3_2                              ; 0               ; Untyped                                                                         ;
; COEF3_3                              ; 0               ; Untyped                                                                         ;
; COEF3_4                              ; 0               ; Untyped                                                                         ;
; COEF3_5                              ; 0               ; Untyped                                                                         ;
; COEF3_6                              ; 0               ; Untyped                                                                         ;
; COEF3_7                              ; 0               ; Untyped                                                                         ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                         ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                         ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                         ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                         ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                         ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                         ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                         ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                         ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                         ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                         ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                         ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                         ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                         ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                         ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                         ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                         ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                         ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                         ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                         ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                         ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                         ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                         ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                         ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                         ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                         ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                         ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                         ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                         ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                         ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                         ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                         ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                         ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                         ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                         ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                         ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                         ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                         ;
; REPRESENTATION_B                     ; UNSIGNED        ; Untyped                                                                         ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                         ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                         ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                         ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                         ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                         ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                         ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                         ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                         ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                         ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                         ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                         ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                         ;
; WIDTH_A                              ; 14              ; Signed Integer                                                                  ;
; WIDTH_B                              ; 14              ; Signed Integer                                                                  ;
; WIDTH_C                              ; 22              ; Untyped                                                                         ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                         ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                  ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                         ;
; CBXI_PARAMETER                       ; mult_accum_ojp2 ; Untyped                                                                         ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst9|DemodCtrl:b2v_inst1 ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; SampNum        ; 200      ; Signed Integer                                                     ;
; SampleStart    ; 00000110 ; Unsigned Binary                                                    ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                             ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                          ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                          ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                          ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                          ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                          ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                          ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                          ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                          ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                          ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                          ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                          ;
; COEF0_0                              ; 0               ; Untyped                                                                          ;
; COEF0_1                              ; 0               ; Untyped                                                                          ;
; COEF0_2                              ; 0               ; Untyped                                                                          ;
; COEF0_3                              ; 0               ; Untyped                                                                          ;
; COEF0_4                              ; 0               ; Untyped                                                                          ;
; COEF0_5                              ; 0               ; Untyped                                                                          ;
; COEF0_6                              ; 0               ; Untyped                                                                          ;
; COEF0_7                              ; 0               ; Untyped                                                                          ;
; COEF1_0                              ; 0               ; Untyped                                                                          ;
; COEF1_1                              ; 0               ; Untyped                                                                          ;
; COEF1_2                              ; 0               ; Untyped                                                                          ;
; COEF1_3                              ; 0               ; Untyped                                                                          ;
; COEF1_4                              ; 0               ; Untyped                                                                          ;
; COEF1_5                              ; 0               ; Untyped                                                                          ;
; COEF1_6                              ; 0               ; Untyped                                                                          ;
; COEF1_7                              ; 0               ; Untyped                                                                          ;
; COEF2_0                              ; 0               ; Untyped                                                                          ;
; COEF2_1                              ; 0               ; Untyped                                                                          ;
; COEF2_2                              ; 0               ; Untyped                                                                          ;
; COEF2_3                              ; 0               ; Untyped                                                                          ;
; COEF2_4                              ; 0               ; Untyped                                                                          ;
; COEF2_5                              ; 0               ; Untyped                                                                          ;
; COEF2_6                              ; 0               ; Untyped                                                                          ;
; COEF2_7                              ; 0               ; Untyped                                                                          ;
; COEF3_0                              ; 0               ; Untyped                                                                          ;
; COEF3_1                              ; 0               ; Untyped                                                                          ;
; COEF3_2                              ; 0               ; Untyped                                                                          ;
; COEF3_3                              ; 0               ; Untyped                                                                          ;
; COEF3_4                              ; 0               ; Untyped                                                                          ;
; COEF3_5                              ; 0               ; Untyped                                                                          ;
; COEF3_6                              ; 0               ; Untyped                                                                          ;
; COEF3_7                              ; 0               ; Untyped                                                                          ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                          ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                          ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                          ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                          ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                          ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                          ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                          ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                          ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                          ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                          ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                          ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                          ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                          ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                          ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                          ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                          ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                          ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                          ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                          ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                          ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                          ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                          ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                          ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                          ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                          ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                          ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                          ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                          ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                          ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                          ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                          ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                          ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                          ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                          ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                          ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                          ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                          ;
; REPRESENTATION_B                     ; UNSIGNED        ; Untyped                                                                          ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                          ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                          ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                          ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                          ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                          ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                          ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                          ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                          ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                          ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                          ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                          ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                          ;
; WIDTH_A                              ; 14              ; Signed Integer                                                                   ;
; WIDTH_B                              ; 14              ; Signed Integer                                                                   ;
; WIDTH_C                              ; 22              ; Untyped                                                                          ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                          ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                   ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                          ;
; CBXI_PARAMETER                       ; mult_accum_ojp2 ; Untyped                                                                          ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                 ;
; Entity Instance                           ; SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 64                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 64                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 64                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 64                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 64                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 64                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; altpll0:b2v_inst16|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                        ;
+---------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                            ;
; Entity Instance                       ; DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                         ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                  ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                  ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                       ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                     ;
;     -- WIDTH_A                        ; 14                                                                                           ;
;     -- WIDTH_B                        ; 14                                                                                           ;
;     -- WIDTH_RESULT                   ; 32                                                                                           ;
; Entity Instance                       ; DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                         ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                  ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                  ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                       ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                     ;
;     -- WIDTH_A                        ; 14                                                                                           ;
;     -- WIDTH_B                        ; 14                                                                                           ;
;     -- WIDTH_RESULT                   ; 32                                                                                           ;
; Entity Instance                       ; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                         ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                  ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                  ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                       ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                     ;
;     -- WIDTH_A                        ; 14                                                                                           ;
;     -- WIDTH_B                        ; 14                                                                                           ;
;     -- WIDTH_RESULT                   ; 32                                                                                           ;
; Entity Instance                       ; DigitalDemodulation:b2v_inst9|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                         ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                  ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                  ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                       ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                     ;
;     -- WIDTH_A                        ; 14                                                                                           ;
;     -- WIDTH_B                        ; 14                                                                                           ;
;     -- WIDTH_RESULT                   ; 32                                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DigitalDemodulation:b2v_inst9"                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SamplePNum ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; OverFlow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MasterStateMachine:b2v_inst8"                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; EnTest  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TestLED ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1"                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; OverFlow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DigitalDemodulation:b2v_inst7"                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SamplePNum ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; OverFlow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "USBFIFO:b2v_inst21"                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (13 bits) it drives; bit(s) "rdusedw[13..13]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:b2v_inst16"                                                                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "USBCtrl:b2v_inst15"                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; USBNum  ; Input  ; Warning  ; Input port expression (13 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "USBNum[13..13]" will be connected to GND. ;
; WState  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; RState  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; TestLED ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9"                                                                                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8"                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6"                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5"                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10"                                                                                                                                     ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clken     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst"                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; switchAddr[8..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SamplingCtrl:b2v_inst13"                                                                                                                                                     ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USBWrite ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
; TestLED  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PGACtrl:b2v_inst12"                                                                                                                               ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ADOtr1     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ADOtr2     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SwitchAddr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Feb 14 10:48:00 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECTNew -c ECTNew
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/ectnew.v
    Info (12023): Found entity 1: ECTNew
Info (12021): Found 1 design units, including 1 entities, in source file modules/dds.bdf
    Info (12023): Found entity 1: DDS
Info (12021): Found 1 design units, including 1 entities, in source file modules/switchctrl.v
    Info (12023): Found entity 1: SwitchCtrl
Info (12021): Found 1 design units, including 1 entities, in source file modules/digitaldemodulation.v
    Info (12023): Found entity 1: DigitalDemodulation
Info (12021): Found 1 design units, including 1 entities, in source file samplingctrl.v
    Info (12023): Found entity 1: SamplingCtrl
Info (12021): Found 1 design units, including 1 entities, in source file modules/sysinit.v
    Info (12023): Found entity 1: SysInit
Info (12021): Found 1 design units, including 1 entities, in source file modules/testdds.v
    Info (12023): Found entity 1: TestDDS
Info (12021): Found 1 design units, including 1 entities, in source file modules/ddsref.v
    Info (12023): Found entity 1: DDSRef
Info (12021): Found 1 design units, including 1 entities, in source file modules/holdzeroctrl.v
    Info (12023): Found entity 1: HoldZeroCtrl
Info (12021): Found 1 design units, including 1 entities, in source file modules/sysindicators.v
    Info (12023): Found entity 1: SysIndicators
Info (12021): Found 1 design units, including 1 entities, in source file modules/masterstatemachine.v
    Info (12023): Found entity 1: MasterStateMachine
Info (12021): Found 1 design units, including 1 entities, in source file modules/demodctrl.v
    Info (12023): Found entity 1: DemodCtrl
Info (12021): Found 1 design units, including 1 entities, in source file modules/holdzero.v
    Info (12023): Found entity 1: HoldZero
Info (12021): Found 1 design units, including 1 entities, in source file modules/ddsctrl.v
    Info (12023): Found entity 1: DDSCtrl
Info (12021): Found 1 design units, including 1 entities, in source file modules/usbctrl.v
    Info (12023): Found entity 1: USBCtrl
Warning (10090): Verilog HDL syntax warning at PGA.v(92): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file modules/pga.v
    Info (12023): Found entity 1: PGACtrl
Info (12021): Found 1 design units, including 1 entities, in source file switcharray.v
    Info (12023): Found entity 1: SwitchArray
Info (12021): Found 1 design units, including 1 entities, in source file ips.v
    Info (12023): Found entity 1: IPs
Info (12021): Found 1 design units, including 1 entities, in source file ips/multadd.v
    Info (12023): Found entity 1: MultAdd
Info (12021): Found 1 design units, including 1 entities, in source file ips/altsqrt0.v
    Info (12023): Found entity 1: ALTSQRT0
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco_st.v
    Info (12023): Found entity 1: NCO_st
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file modules/lpm_add_sub0.v
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 1 design units, including 1 entities, in source file ips/altmult_accum0.v
    Info (12023): Found entity 1: Altmult_accum0
Info (12021): Found 1 design units, including 1 entities, in source file almult_add0.v
    Info (12023): Found entity 1: Almult_Add0
Info (12021): Found 1 design units, including 1 entities, in source file modules/altsqrt0.v
    Info (12023): Found entity 1: altsqrt0
Info (12021): Found 1 design units, including 1 entities, in source file modules/lpm_add_sub1.v
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 1 design units, including 1 entities, in source file ips/lpm_mux0.v
    Info (12023): Found entity 1: LPM_MUX0
Info (12021): Found 1 design units, including 1 entities, in source file ips/lpm_mux1.v
    Info (12023): Found entity 1: LPM_MUX1
Info (12021): Found 1 design units, including 1 entities, in source file ips/lpf_mux64.v
    Info (12023): Found entity 1: LPF_MUX64
Info (12021): Found 1 design units, including 1 entities, in source file ips/switchrom.v
    Info (12023): Found entity 1: SwitchROM
Info (12021): Found 1 design units, including 1 entities, in source file measchannel.v
    Info (12023): Found entity 1: MeasChannel
Info (12021): Found 1 design units, including 1 entities, in source file ips/lpm_mux2.v
    Info (12023): Found entity 1: LPM_MUX2
Info (12021): Found 1 design units, including 1 entities, in source file ips/fifouart.v
    Info (12023): Found entity 1: FIFOUART
Info (12021): Found 1 design units, including 1 entities, in source file ips/altpll0.v
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file ips/usbfifo.v
    Info (12023): Found entity 1: USBFIFO
Info (12021): Found 1 design units, including 1 entities, in source file switchrom12es.v
    Info (12023): Found entity 1: SwitchROM12eS
Info (12021): Found 1 design units, including 1 entities, in source file switchrom12esemi.v
    Info (12023): Found entity 1: SwitchROM12eSemi
Info (12021): Found 1 design units, including 1 entities, in source file switchrom8etwin.v
    Info (12023): Found entity 1: SwitchROM8eTwin
Info (12021): Found 1 design units, including 1 entities, in source file switchrom12etwin.v
    Info (12023): Found entity 1: SwitchROM12eTwin
Info (12021): Found 1 design units, including 1 entities, in source file switchmux.v
    Info (12023): Found entity 1: SwitchMux
Info (12021): Found 1 design units, including 1 entities, in source file ips/ip_lpm_divide.v
    Info (12023): Found entity 1: ip_lpm_divide
Info (12021): Found 12 design units, including 12 entities, in source file ips/ip_convert.v
    Info (12023): Found entity 1: ip_convert_altbarrel_shift_kuf
    Info (12023): Found entity 2: ip_convert_altpriority_encoder_3e8
    Info (12023): Found entity 3: ip_convert_altpriority_encoder_6e8
    Info (12023): Found entity 4: ip_convert_altpriority_encoder_be8
    Info (12023): Found entity 5: ip_convert_altpriority_encoder_rf8
    Info (12023): Found entity 6: ip_convert_altpriority_encoder_3v7
    Info (12023): Found entity 7: ip_convert_altpriority_encoder_6v7
    Info (12023): Found entity 8: ip_convert_altpriority_encoder_bv7
    Info (12023): Found entity 9: ip_convert_altpriority_encoder_r08
    Info (12023): Found entity 10: ip_convert_altpriority_encoder_qb6
    Info (12023): Found entity 11: ip_convert_altfp_convert_q2o
    Info (12023): Found entity 12: ip_convert
Info (12021): Found 19 design units, including 19 entities, in source file ips/ip_atan.v
    Info (12023): Found entity 1: ip_atan_altfp_atan_pos52_kl8
    Info (12023): Found entity 2: ip_atan_altfp_atan_pos52_ql8
    Info (12023): Found entity 3: ip_atan_altfp_atan_pos52_7n8
    Info (12023): Found entity 4: ip_atan_altfp_atan_pos52_dn8
    Info (12023): Found entity 5: ip_atan_altfp_atan_pos52_an8
    Info (12023): Found entity 6: ip_atan_altfp_atan_pos52_8n8
    Info (12023): Found entity 7: ip_atan_altfp_atan_clz36_dt7
    Info (12023): Found entity 8: ip_atan_altfp_atan_del_8m9
    Info (12023): Found entity 9: ip_atan_altfp_atan_del_bm9
    Info (12023): Found entity 10: ip_atan_altfp_atan_del_5m9
    Info (12023): Found entity 11: ip_atan_altfp_atan_del_nk9
    Info (12023): Found entity 12: ip_atan_altfp_atan_del_mk9
    Info (12023): Found entity 13: ip_atan_altfp_atan_lut0_f07
    Info (12023): Found entity 14: ip_atan_altfp_atan_lut1_g07
    Info (12023): Found entity 15: ip_atan_altfp_atan_divest_t0a
    Info (12023): Found entity 16: ip_atan_altfp_atan_invcore_gt9
    Info (12023): Found entity 17: ip_atan_altfp_atan_lut_vu6
    Info (12023): Found entity 18: ip_atan_altfp_atan_eqd
    Info (12023): Found entity 19: ip_atan
Info (12021): Found 3 design units, including 3 entities, in source file ips/ip_convert2.v
    Info (12023): Found entity 1: ip_convert2_altbarrel_shift_puf
    Info (12023): Found entity 2: ip_convert2_altfp_convert_q2o
    Info (12023): Found entity 3: ip_convert2
Info (12127): Elaborating entity "ECTNew" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ECTNew.v(163): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "SysIndicators" for hierarchy "SysIndicators:b2v_inst"
Info (12128): Elaborating entity "PGACtrl" for hierarchy "PGACtrl:b2v_inst12"
Info (12128): Elaborating entity "SamplingCtrl" for hierarchy "SamplingCtrl:b2v_inst13"
Info (12128): Elaborating entity "SwitchCtrl" for hierarchy "SwitchCtrl:b2v_inst14"
Info (12128): Elaborating entity "SwitchArray" for hierarchy "SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst"
Warning (10230): Verilog HDL assignment warning at SwitchArray.v(210): truncated value with size 32 to match size of target (9)
Warning (10034): Output port "allGNDSwitch" at SwitchArray.v(63) has no driver
Info (12128): Elaborating entity "SwitchROM12eSemi" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "./switchFile/switchDataSemi12e.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6c1.tdf
    Info (12023): Found entity 1: altsyncram_h6c1
Info (12128): Elaborating entity "altsyncram_h6c1" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eSemi:b2v_inst10|altsyncram:altsyncram_component|altsyncram_h6c1:auto_generated"
Info (12128): Elaborating entity "SwitchMux" for hierarchy "SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "10"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widths" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9tc.tdf
    Info (12023): Found entity 1: mux_9tc
Info (12128): Elaborating entity "mux_9tc" for hierarchy "SwitchCtrl:b2v_inst14|SwitchMux:b2v_inst14|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated"
Info (12128): Elaborating entity "SwitchROM" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "./switchFile/switchDataSeries8eCh1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM:b2v_inst3|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated"
Warning (12125): Using design file switchrom8esemi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SwitchROM8eSemi
Info (12128): Elaborating entity "SwitchROM8eSemi" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "./switchFile/switchDataSemi8e.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05c1.tdf
    Info (12023): Found entity 1: altsyncram_05c1
Info (12128): Elaborating entity "altsyncram_05c1" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM8eSemi:b2v_inst5|altsyncram:altsyncram_component|altsyncram_05c1:auto_generated"
Info (12128): Elaborating entity "SwitchROM12eS" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "./switchFile/switchDataSeries12eCh1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smc1.tdf
    Info (12023): Found entity 1: altsyncram_smc1
Info (12128): Elaborating entity "altsyncram_smc1" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eS:b2v_inst6|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated"
Info (12128): Elaborating entity "SwitchROM8eTwin" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "./switchFile/switchDataTwin8e.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5c1.tdf
    Info (12023): Found entity 1: altsyncram_k5c1
Info (12128): Elaborating entity "altsyncram_k5c1" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM8eTwin:b2v_inst8|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated"
Info (12128): Elaborating entity "SwitchROM12eTwin" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "./switchFile/switchDataTwin12e.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n8c1.tdf
    Info (12023): Found entity 1: altsyncram_n8c1
Info (12128): Elaborating entity "altsyncram_n8c1" for hierarchy "SwitchCtrl:b2v_inst14|SwitchROM12eTwin:b2v_inst9|altsyncram:altsyncram_component|altsyncram_n8c1:auto_generated"
Info (12128): Elaborating entity "USBCtrl" for hierarchy "USBCtrl:b2v_inst15"
Warning (10240): Verilog HDL Always Construct warning at USBCtrl.v(206): inferring latch(es) for variable "TestLED", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "TestLED" at USBCtrl.v(206)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:b2v_inst16"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:b2v_inst16|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:b2v_inst16|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:b2v_inst16|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "20"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "2"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "3"
    Info (12134): Parameter "clk4_phase_shift" = "16667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "50000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll3.v
    Info (12023): Found entity 1: altpll0_altpll3
Info (12128): Elaborating entity "altpll0_altpll3" for hierarchy "altpll0:b2v_inst16|altpll:altpll_component|altpll0_altpll3:auto_generated"
Info (12128): Elaborating entity "DDSCtrl" for hierarchy "DDSCtrl:b2v_inst17"
Info (12128): Elaborating entity "HoldZeroCtrl" for hierarchy "HoldZeroCtrl:b2v_inst20"
Info (12128): Elaborating entity "USBFIFO" for hierarchy "USBFIFO:b2v_inst21"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "lpm_widthu_r" = "14"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bpl1.tdf
    Info (12023): Found entity 1: dcfifo_bpl1
Info (12128): Elaborating entity "dcfifo_bpl1" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_0hb.tdf
    Info (12023): Found entity 1: a_gray2bin_0hb
Info (12128): Elaborating entity "a_gray2bin_0hb" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_gray2bin_0hb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf
    Info (12023): Found entity 1: a_graycounter_u57
Info (12128): Elaborating entity "a_graycounter_u57" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_u57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rjc.tdf
    Info (12023): Found entity 1: a_graycounter_rjc
Info (12128): Elaborating entity "a_graycounter_rjc" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|a_graycounter_rjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_el31.tdf
    Info (12023): Found entity 1: altsyncram_el31
Info (12128): Elaborating entity "altsyncram_el31" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_177.tdf
    Info (12023): Found entity 1: decode_177
Info (12128): Elaborating entity "decode_177" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|decode_177:decode6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_038.tdf
    Info (12023): Found entity 1: mux_038
Info (12128): Elaborating entity "mux_038" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|altsyncram_el31:fifo_ram|mux_038:mux7"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_7f9.tdf
    Info (12023): Found entity 1: dffpipe_7f9
Info (12128): Elaborating entity "dffpipe_7f9" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_7f9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_se9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4md
Info (12128): Elaborating entity "alt_synch_pipe_4md" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8f9.tdf
    Info (12023): Found entity 1: dffpipe_8f9
Info (12128): Elaborating entity "dffpipe_8f9" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_4md:rs_dgwp|dffpipe_8f9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5md
Info (12128): Elaborating entity "alt_synch_pipe_5md" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_9f9.tdf
    Info (12023): Found entity 1: dffpipe_9f9
Info (12128): Elaborating entity "dffpipe_9f9" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|alt_synch_pipe_5md:ws_dgrp|dffpipe_9f9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h66.tdf
    Info (12023): Found entity 1: cmpr_h66
Info (12128): Elaborating entity "cmpr_h66" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cmpr_h66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t2e.tdf
    Info (12023): Found entity 1: cntr_t2e
Info (12128): Elaborating entity "cntr_t2e" for hierarchy "USBFIFO:b2v_inst21|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bpl1:auto_generated|cntr_t2e:cntr_b"
Info (12128): Elaborating entity "SysInit" for hierarchy "SysInit:b2v_inst3"
Info (12128): Elaborating entity "DDS" for hierarchy "DDS:b2v_inst4"
Warning (275008): Primitive "GND" of instance "inst5" not used
Info (12128): Elaborating entity "NCO" for hierarchy "DDS:b2v_inst4|NCO:inst"
Info (12128): Elaborating entity "NCO_st" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cord_init_pm.v
    Info (12023): Found entity 1: cord_init_pm
Info (12128): Elaborating entity "cord_init_pm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_init_pm:ci"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cord_fs.v
    Info (12023): Found entity 1: cord_fs
Info (12128): Elaborating entity "cord_fs" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_fs:cfs"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cord_seg_sel.v
    Info (12023): Found entity 1: cord_seg_sel
Info (12128): Elaborating entity "cord_seg_sel" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_seg_sel:css"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx
Info (12128): Elaborating entity "asj_nco_fxx" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v6h.tdf
    Info (12023): Found entity 1: add_sub_v6h
Info (12128): Elaborating entity "add_sub_v6h" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_v6h:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m3i.tdf
    Info (12023): Found entity 1: add_sub_m3i
Info (12128): Elaborating entity "add_sub_m3i" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_m3i:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hsh.tdf
    Info (12023): Found entity 1: add_sub_hsh
Info (12128): Elaborating entity "add_sub_hsh" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_hsh:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_pxx.v
    Info (12023): Found entity 1: asj_nco_pxx
Info (12128): Elaborating entity "asj_nco_pxx" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf
    Info (12023): Found entity 1: add_sub_17h
Info (12128): Elaborating entity "add_sub_17h" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_pxx:ux004|lpm_add_sub:acc|add_sub_17h:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cordic_zxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_zxor_1p_lpm
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kqg.tdf
    Info (12023): Found entity 1: add_sub_kqg
Info (12128): Elaborating entity "add_sub_kqg" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_kqg:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cordic_sxor_1p_lpm.v
    Info (12023): Found entity 1: cordic_sxor_1p_lpm
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_iqg.tdf
    Info (12023): Found entity 1: add_sub_iqg
Info (12128): Elaborating entity "add_sub_iqg" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_iqg:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cordic_axor_1p_lpm.v
    Info (12023): Found entity 1: cordic_axor_1p_lpm
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0" with the following parameter:
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf
    Info (12023): Found entity 1: add_sub_07h
Info (12128): Elaborating entity "add_sub_07h" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_07h:auto_generated"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u6"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u7"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u8"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u9"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u10"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u11"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u12"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u13"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u14"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u15"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u16"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u17"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u18"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u19"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u20"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u21"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u22"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u23"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u24"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u25"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u26"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u27"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u28"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u29"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u30"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u31"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u32"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u33"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u34"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u35"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u36"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u37"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u38"
Info (12128): Elaborating entity "cordic_zxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_zxor_1p_lpm:u39"
Info (12128): Elaborating entity "cordic_sxor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_sxor_1p_lpm:u40"
Info (12128): Elaborating entity "cordic_axor_1p_lpm" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cordic_axor_1p_lpm:u41"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/cord_2c.v
    Info (12023): Found entity 1: cord_2c
Info (12128): Elaborating entity "cord_2c" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|cord_2c:cordinv"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_crd.v
    Info (12023): Found entity 1: asj_crd
Info (12128): Elaborating entity "asj_crd" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_crd:ux005"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/dop_reg.v
    Info (12023): Found entity 1: dop_reg
Info (12128): Elaborating entity "dop_reg" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|dop_reg:dop"
Info (12021): Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hqi.tdf
    Info (12023): Found entity 1: cntr_hqi
Info (12128): Elaborating entity "cntr_hqi" for hierarchy "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_hqi:auto_generated"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "DDS:b2v_inst4|BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|BUSMUX:inst3"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "DDS:b2v_inst4|BUSMUX:inst3|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "DDS:b2v_inst4|BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "DDS:b2v_inst4|BUSMUX:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc
Info (12128): Elaborating entity "mux_irc" for hierarchy "DDS:b2v_inst4|BUSMUX:inst3|lpm_mux:$00000|mux_irc:auto_generated"
Info (12128): Elaborating entity "TestDDS" for hierarchy "DDS:b2v_inst4|TestDDS:inst1"
Warning (10230): Verilog HDL assignment warning at TestDDS.v(40): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "HoldZero" for hierarchy "DDS:b2v_inst4|HoldZero:inst2"
Info (12128): Elaborating entity "DDSRef" for hierarchy "DDSRef:b2v_inst6"
Info (12128): Elaborating entity "DigitalDemodulation" for hierarchy "DigitalDemodulation:b2v_inst7"
Info (12128): Elaborating entity "Altmult_accum0" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst"
Info (12128): Elaborating entity "altmult_accum" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component"
Info (12130): Elaborated megafunction instantiation "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component"
Info (12133): Instantiated megafunction "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "addnsub_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub_pipeline_reg" = "CLOCK0"
    Info (12134): Parameter "addnsub_reg" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a" = "ACLR0"
    Info (12134): Parameter "input_aclr_b" = "ACLR0"
    Info (12134): Parameter "input_reg_a" = "CLOCK0"
    Info (12134): Parameter "input_reg_b" = "CLOCK0"
    Info (12134): Parameter "input_source_a" = "DATAA"
    Info (12134): Parameter "input_source_b" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altmult_accum"
    Info (12134): Parameter "multiplier_aclr" = "ACLR0"
    Info (12134): Parameter "multiplier_reg" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_reg" = "CLOCK0"
    Info (12134): Parameter "port_addnsub" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_USED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "sign_aclr_a" = "ACLR0"
    Info (12134): Parameter "sign_aclr_b" = "ACLR0"
    Info (12134): Parameter "sign_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "sign_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "sign_pipeline_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_pipeline_reg_b" = "CLOCK0"
    Info (12134): Parameter "sign_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_reg_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_accum_ojp2.tdf
    Info (12023): Found entity 1: mult_accum_ojp2
Info (12128): Elaborating entity "mult_accum_ojp2" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ef81.tdf
    Info (12023): Found entity 1: ded_mult_ef81
Info (12128): Elaborating entity "ded_mult_ef81" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e3c.tdf
    Info (12023): Found entity 1: dffpipe_e3c
Info (12128): Elaborating entity "dffpipe_e3c" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|dffpipe_e3c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file db/zaccum_92l.tdf
    Info (12023): Found entity 1: zaccum_92l
Info (12128): Elaborating entity "zaccum_92l" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2"
Info (12021): Found 1 design units, including 1 entities, in source file db/accum_bcl.tdf
    Info (12023): Found entity 1: accum_bcl
Info (12128): Elaborating entity "accum_bcl" for hierarchy "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|zaccum_92l:zaccum2|accum_bcl:accum"
Info (12128): Elaborating entity "DemodCtrl" for hierarchy "DigitalDemodulation:b2v_inst7|DemodCtrl:b2v_inst1"
Info (12128): Elaborating entity "MasterStateMachine" for hierarchy "MasterStateMachine:b2v_inst8"
Warning (10230): Verilog HDL assignment warning at MasterStateMachine.v(184): truncated value with size 16 to match size of target (8)
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "CLKEN" on the entity instantiation of "b2v_inst4" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[63]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[62]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[61]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[60]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[59]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[58]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[57]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[56]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[55]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[54]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[53]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[52]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[51]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[50]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[49]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[48]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[47]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[46]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[45]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[44]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[43]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[42]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[41]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[40]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[39]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[38]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[37]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[36]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[35]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[34]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[33]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[63]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[62]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[61]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[60]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[59]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[58]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[57]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[56]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[55]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[54]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[53]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[52]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[51]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[50]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[49]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[48]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[47]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[46]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[45]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[44]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[43]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[42]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[41]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[40]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[39]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[38]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[37]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[36]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[35]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[34]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[33]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[32]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[63]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[62]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[61]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[60]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[59]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[58]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[57]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[56]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[55]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[54]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[53]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[52]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[51]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[50]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[49]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[48]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[47]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[46]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[45]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[44]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[43]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[42]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[41]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[40]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[39]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[38]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[37]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[36]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[35]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[34]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[33]" is missing source, defaulting to GND
    Warning (12110): Net "USBWrite[32]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3"
        Warning (14320): Synthesized away node "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4"
        Warning (14320): Synthesized away node "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3"
        Warning (14320): Synthesized away node "DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 32
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|dxxpdo_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 13
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "32"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_2jm.tdf
    Info (12023): Found entity 1: shift_taps_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0b1.tdf
    Info (12023): Found entity 1: altsyncram_j0b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf
    Info (12023): Found entity 1: cntr_gpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69h.tdf
    Info (12023): Found entity 1: cntr_69h
Info (12130): Elaborated megafunction instantiation "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1"
Info (12133): Instantiated megafunction "DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|altshift_taps:dxxpdo_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4jm.tdf
    Info (12023): Found entity 1: shift_taps_4jm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf
    Info (12023): Found entity 1: altsyncram_h0b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info (12023): Found entity 1: cntr_tnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j7h.tdf
    Info (12023): Found entity 1: cntr_j7h
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED3" is stuck at VCC
    Warning (13410): Pin "USBInt0" is stuck at VCC
    Warning (13410): Pin "FIFOAdr[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 110 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FIFOPf"
    Warning (15610): No output dependent on input pin "USBFlagD"
    Warning (15610): No output dependent on input pin "AD9240In2[0]"
    Warning (15610): No output dependent on input pin "AD9240In2[1]"
    Warning (15610): No output dependent on input pin "AD9240In2[2]"
    Warning (15610): No output dependent on input pin "AD9240In2[3]"
    Warning (15610): No output dependent on input pin "AD9240In2[4]"
    Warning (15610): No output dependent on input pin "AD9240In2[5]"
    Warning (15610): No output dependent on input pin "AD9240In2[6]"
    Warning (15610): No output dependent on input pin "AD9240In2[7]"
    Warning (15610): No output dependent on input pin "AD9240In2[8]"
    Warning (15610): No output dependent on input pin "AD9240In2[9]"
    Warning (15610): No output dependent on input pin "AD9240In2[10]"
    Warning (15610): No output dependent on input pin "AD9240In2[11]"
    Warning (15610): No output dependent on input pin "AD9240In2[12]"
    Warning (15610): No output dependent on input pin "AD9240In2[13]"
Info (21057): Implemented 3317 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2719 logic cells
    Info (21064): Implemented 431 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 613 megabytes
    Info: Processing ended: Fri Feb 14 10:48:16 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.map.smsg.


