http://scholar.google.com/scholar?q=39th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-39+2006%29%2C+9-13+December+2006%2C++Orlando%2C+Florida%2C+USA
http://scholar.google.com/scholar?q=A+Floorplan-Aware+Dynamic+Inductive+Noise+Controller+for+Reliable+Processor+Design.
http://scholar.google.com/scholar?q=Yield-Aware+Cache+Architectures.
http://scholar.google.com/scholar?q=Phoenix%3A+Detecting+and+Recovering+from+Permanent+Processor+Design+Bugs+with+Programmable+Hardware.
http://scholar.google.com/scholar?q=PathExpander%3A+Architectural+Support+for+Increasing+the+Path+Coverage+of+Dynamic+Bug+Detection.
http://scholar.google.com/scholar?q=Diverge-Merge+Processor+%28DMP%29%3A+Dynamic+Predicated+Execution+of+Complex+Control-Flow+Graphs+Based+on+Frequently+Executed+Paths.
http://scholar.google.com/scholar?q=Merging+Head+and+Tail+Duplication+for+Convergent+Hyperblock+Formation.
http://scholar.google.com/scholar?q=Data-Dependency+Graph+Transformations+for+Superblock+Scheduling.
http://scholar.google.com/scholar?q=Dataflow+Predication.
http://scholar.google.com/scholar?q=Authentication+Control+Point+and+Its+Implications+For+Secure+Processor+Design.
http://scholar.google.com/scholar?q=Using+Branch+Correlation+to+Identify+Infeasible+Paths+for+Anomaly+Detection.
http://scholar.google.com/scholar?q=Memory+Protection+through+Dynamic+Access+Control.
http://scholar.google.com/scholar?q=LIFT%3A+A+Low-Overhead+Practical+Information+Flow+Tracking+System+for+Detecting+Security+Attacks.
http://scholar.google.com/scholar?q=Fairness+and+Throughput+in+Switch+on+Event+Multithreading.
http://scholar.google.com/scholar?q=A+Predictive+Performance+Model+for+Superscalar+Processors.
http://scholar.google.com/scholar?q=Serialization-Aware+Mini-Graphs%3A+Performance+with+Fewer+Resources.
http://scholar.google.com/scholar?q=Architectural+Support+for+Software+Transactional+Memory.
http://scholar.google.com/scholar?q=Virtually+Pipelined+Network+Memory.
http://scholar.google.com/scholar?q=Fair+Queuing+Memory+Systems.
http://scholar.google.com/scholar?q=Reunion%3A+Complexity-Effective+Multicore+Redundancy.
http://scholar.google.com/scholar?q=Exploiting+Fine-Grained+Data+Parallelism+with+Chip+Multiprocessors+and+Fast+Barriers.
http://scholar.google.com/scholar?q=CAPSULE%3A+Hardware-Assisted+Parallel+Execution+of+Component-Based+Programs.
http://scholar.google.com/scholar?q=Support+for+High-Frequency+Streaming+in+CMPs.
http://scholar.google.com/scholar?q=Fire-and-Forget%3A+Load%2FStore+Scheduling+with+No+Store+Queue+at+All.
http://scholar.google.com/scholar?q=NoSQ%3A+Store-Load+Communication+without+a+Store+Queue.
http://scholar.google.com/scholar?q=DMDC%3A+Delayed+Memory+Dependence+Checking+through+Age-Based+Filtering.
http://scholar.google.com/scholar?q=Coherence+Ordering+for+Ring-based+Chip+Multiprocessors.
http://scholar.google.com/scholar?q=In-Network+Cache+Coherence.
http://scholar.google.com/scholar?q=ViChaR%3A+A+Dynamic+Virtual+Channel+Regulator+for+Network-on-Chip+Routers.
http://scholar.google.com/scholar?q=An+Analysis+of+Efficient+Multi-Core+Global+Power+Management+Policies%3A+Maximizing+Performance+for+a+Given+Power+Budget.
http://scholar.google.com/scholar?q=Live%2C+Runtime+Phase+Monitoring+and+Prediction+on+Real+Systems+with+Application+to+Dynamic+Power+Management.
http://scholar.google.com/scholar?q=Dynamic+Standby+Prediction+for+Leakage+Tolerant+Microprocessor+Functional+Units.
http://scholar.google.com/scholar?q=Adaptive+Caches%3A+Effective+Shaping+of+Cache+Behavior+to+Workloads.
http://scholar.google.com/scholar?q=Memory+Prefetching+Using+Adaptive+Stream+Detection.
http://scholar.google.com/scholar?q=Scalable+Cache+Miss+Handling+for+High+Memory-Level+Parallelism.
http://scholar.google.com/scholar?q=Utility-Based+Cache+Partitioning%3A+A+Low-Overhead%2C+High-Performance%2C+Runtime+Mechanism+to+Partition+Shared+Caches.
http://scholar.google.com/scholar?q=Molecular+Caches%3A+A+caching+structure+for+dynamic+creation+of+application-specific+Heterogeneous+cache+regions.
http://scholar.google.com/scholar?q=ASR%3A+Adaptive+Selective+Replication+for+CMP+Caches.
http://scholar.google.com/scholar?q=Managing+Distributed%2C+Shared+L2+Caches+through+OS-Level+Page+Allocation.
http://scholar.google.com/scholar?q=Die+Stacking+%283D%29+Microarchitecture.
http://scholar.google.com/scholar?q=Distributed+Microarchitectural+Protocols+in+the+TRIPS+Prototype+Processor.
http://scholar.google.com/scholar?q=Leveraging+Optical+Technology+in+Future+Bus-based+Chip+Multiprocessors.
http://scholar.google.com/scholar?q=Mitigating+the+Impact+of+Process+Variations+on+Processor+Register+Files+and+Execution+Units.
