
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003784                       # Number of seconds simulated
sim_ticks                                  3783531906                       # Number of ticks simulated
final_tick                               575314569582                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362642                       # Simulator instruction rate (inst/s)
host_op_rate                                   466429                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 319236                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927224                       # Number of bytes of host memory used
host_seconds                                 11851.83                       # Real time elapsed on the host
sim_insts                                  4297967435                       # Number of instructions simulated
sim_ops                                    5528030742                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       497536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       664064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       283392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       492800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1959680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       369536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            369536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2214                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3850                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15310                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2887                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2887                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1657710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    131500411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1353233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    175514312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1420895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     74901443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1353233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    130248670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               517949907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1657710                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1353233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1420895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1353233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5785071                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          97669587                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               97669587                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          97669587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1657710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    131500411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1353233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    175514312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1420895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     74901443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1353233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    130248670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              615619495                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 9073219                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857495                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2491291                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188994                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1431829                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383868                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200551                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5774                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15865691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857495                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584419                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877119                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        477827                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721211                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8024416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.278542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.278320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4665724     58.14%     58.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601472      7.50%     65.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293092      3.65%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220748      2.75%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183624      2.29%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157864      1.97%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54597      0.68%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195686      2.44%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651609     20.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8024416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.314937                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.748629                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625057                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       454049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244667                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16500                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684142                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312947                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2847                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17732870                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4395                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684142                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776553                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         251804                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53490                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108206                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       150214                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17174858                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           87                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71916                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        65988                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22740261                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78198845                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78198845                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7836817                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2094                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1096                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           377449                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2630763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7532                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       200528                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16154188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2103                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13778574                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17790                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4673824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12669750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8024416                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.854082                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2950031     36.76%     36.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1687510     21.03%     57.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       856950     10.68%     68.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998448     12.44%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       741986      9.25%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477570      5.95%     96.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204316      2.55%     98.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60710      0.76%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46895      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8024416                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58731     73.15%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12586     15.68%     88.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8974     11.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10811826     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109531      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362259     17.14%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493962      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13778574                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.518598                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80291                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35679644                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20830221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13294741                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13858865                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22687                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742683                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155910                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684142                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         176240                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8786                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16156292                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2630763                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595665                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1089                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112210                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207086                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13475787                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2260070                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302786                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741014                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018526                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480944                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.485227                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13320119                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13294741                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999668                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19705300                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.465273                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405965                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4786308                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187233                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7340274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.549014                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.280011                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3505664     47.76%     47.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531808     20.87%     68.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837431     11.41%     80.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304689      4.15%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261924      3.57%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116394      1.59%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280950      3.83%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77231      1.05%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424183      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7340274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424183                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23072479                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32997988                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1048803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.907322                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.907322                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.102145                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.102145                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62396321                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17449095                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18295588                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2028                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 9073219                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2778375                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2255247                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       189966                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1156625                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1096390                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          296096                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8180                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2917695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15333703                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2778375                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1392486                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3238479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         999390                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        775508                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1435933                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7736695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.443065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4498216     58.14%     58.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          202850      2.62%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          231563      2.99%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          422173      5.46%     69.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          188945      2.44%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          291658      3.77%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160173      2.07%     77.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135293      1.75%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1605824     20.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7736695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.306217                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.689996                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3079160                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       732224                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3090121                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32024                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        803161                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       472502                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1879                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18251558                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4410                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        803161                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3246640                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         171858                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       327444                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2950823                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       236764                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17542771                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5340                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127023                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1299                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24569066                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     81735515                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     81735515                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15098487                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9470556                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3741                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2272                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           603662                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1635685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       836908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11465                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       252670                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16483684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13272023                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27150                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5574820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16679102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7736695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.715464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2871377     37.11%     37.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1596892     20.64%     57.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1074987     13.89%     71.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       749913      9.69%     81.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       628716      8.13%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       336317      4.35%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       335905      4.34%     98.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77165      1.00%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65423      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7736695                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96358     76.91%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13121     10.47%     87.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15811     12.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11062964     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187640      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1461      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1323964      9.98%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       695994      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13272023                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.462769                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125294                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009440                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34433184                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22062386                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12886379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13397317                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25408                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       639883                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212971                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        803161                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76198                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9224                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16487429                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        56324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1635685                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       836908                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2257                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       112619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108597                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221216                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13020038                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1234775                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       251984                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1902547                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1842783                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            667772                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.434997                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12896309                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12886379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8432654                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23663394                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.420265                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356359                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8849595                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10869003                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5618475                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192415                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6933534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.567599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2898127     41.80%     41.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1815770     26.19%     67.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       745945     10.76%     78.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       371477      5.36%     84.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       378975      5.47%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       148589      2.14%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       162431      2.34%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84279      1.22%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       327941      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6933534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8849595                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10869003                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1619736                       # Number of memory references committed
system.switch_cpus1.commit.loads               995799                       # Number of loads committed
system.switch_cpus1.commit.membars               1484                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1562719                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9792041                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221147                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       327941                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23092928                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           33778877                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1336524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8849595                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10869003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8849595                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.025269                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.025269                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.975353                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.975353                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58538635                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17814531                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16889246                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2976                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9073219                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3120118                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2542543                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211596                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1268277                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1214193                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          328635                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9405                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3268258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17030991                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3120118                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1542828                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3772737                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1088185                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        859273                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1601315                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8774940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.400227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5002203     57.01%     57.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          392059      4.47%     61.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          388905      4.43%     65.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          483428      5.51%     71.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          147071      1.68%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          190183      2.17%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          159957      1.82%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          146321      1.67%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1864813     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8774940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343882                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.877062                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3428009                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       832414                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3605706                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34450                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        874360                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       527518                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20300134                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1930                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        874360                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3584400                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63665                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       588794                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3481579                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       182133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19597352                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        112166                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27529250                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91299651                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91299651                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17061289                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10467961                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3585                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1886                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           505511                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1812721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       938789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8697                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       288267                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18420108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14824058                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31166                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6157080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18585870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8774940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.689363                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.902650                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3373595     38.45%     38.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1742409     19.86%     58.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1161485     13.24%     71.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       808943      9.22%     80.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       805502      9.18%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386146      4.40%     94.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       368060      4.19%     98.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59648      0.68%     99.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69152      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8774940                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          94152     75.65%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15642     12.57%     88.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14658     11.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12389784     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       185338      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1693      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1466305      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       780938      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14824058                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.633826                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             124452                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008395                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38578674                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24580904                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14410517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14948510                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17689                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       699382                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       231908                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        874360                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          40794                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4847                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18423710                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1812721                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       938789                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1878                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128389                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248082                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14567943                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1368953                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       256115                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2123392                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2080300                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            754439                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.605598                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14426915                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14410517                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9353866                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26400551                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.588247                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354306                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9923646                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12232701                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6191041                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3458                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213113                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7900580                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.548329                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.136583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3351366     42.42%     42.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2049892     25.95%     68.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       833964     10.56%     78.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       452918      5.73%     84.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397116      5.03%     89.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       161775      2.05%     91.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181485      2.30%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       106634      1.35%     95.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       365430      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7900580                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9923646                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12232701                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1820220                       # Number of memory references committed
system.switch_cpus2.commit.loads              1113339                       # Number of loads committed
system.switch_cpus2.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1774960                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11012105                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       252851                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       365430                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25958723                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37722678                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 298279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9923646                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12232701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9923646                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.914303                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.914303                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.093729                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.093729                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65389198                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20032230                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18753788                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3450                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 9073219                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2872480                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2337366                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193561                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1191545                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1111628                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          303739                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8534                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2868339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15852184                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2872480                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1415367                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3490267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1037508                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        958695                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1405187                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8157643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.404157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.273492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4667376     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          307627      3.77%     60.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          247689      3.04%     64.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          598769      7.34%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          158172      1.94%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218755      2.68%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          150163      1.84%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87235      1.07%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1721857     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8157643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.316589                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.747140                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2994628                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       945924                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3355190                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21829                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        840066                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       489724                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18982227                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1443                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        840066                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3214477                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         136116                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       492895                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3152767                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       321317                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18304996                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          474                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130050                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       103524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25610228                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85448327                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85448327                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15701434                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9908738                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3898                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2364                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           897186                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1721757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       889520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18098                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       354657                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17289928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13711912                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28071                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5958102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18343169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          775                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8157643                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.680867                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.883134                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3086875     37.84%     37.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1659562     20.34%     58.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1112112     13.63%     71.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       804096      9.86%     81.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       692297      8.49%     90.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       364364      4.47%     94.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       310080      3.80%     98.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61706      0.76%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        66551      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8157643                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81385     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17570     15.11%     85.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17358     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11400663     83.14%     83.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191260      1.39%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1530      0.01%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1371176     10.00%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       747283      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13711912                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.511251                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             116315                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008483                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35725851                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23252110                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13358780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13828227                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53072                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       682017                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          340                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       222960                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        840066                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          85595                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8220                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17293830                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        36974                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1721757                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       889520                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2342                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109914                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227468                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13493189                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1281969                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       218721                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2011820                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1900975                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            729851                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.487145                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13368090                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13358780                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8686762                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24689424                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.472331                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351841                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9200260                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11307833                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5986043                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3126                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196732                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7317577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.545297                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.117819                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3071958     41.98%     41.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1921592     26.26%     68.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       775284     10.59%     78.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       445697      6.09%     84.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       357644      4.89%     89.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150650      2.06%     91.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178334      2.44%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86592      1.18%     95.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       329826      4.51%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7317577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9200260                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11307833                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1706294                       # Number of memory references committed
system.switch_cpus3.commit.loads              1039737                       # Number of loads committed
system.switch_cpus3.commit.membars               1554                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1621942                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10191931                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       230536                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       329826                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24281471                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35428466                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 915576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9200260                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11307833                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9200260                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.986192                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.986192                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.014002                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.014002                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60701225                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18459122                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17504960                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3120                       # number of misc regfile writes
system.l20.replacements                          3943                       # number of replacements
system.l20.tagsinuse                       511.792778                       # Cycle average of tags in use
system.l20.total_refs                            2446                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4455                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.549046                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.378241                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     5.097549                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   464.131340                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            37.185648                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010504                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009956                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.906507                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.072628                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999595                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         1542                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   1543                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             549                       # number of Writeback hits
system.l20.Writeback_hits::total                  549                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         1560                       # number of demand (read+write) hits
system.l20.demand_hits::total                    1561                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         1560                       # number of overall hits
system.l20.overall_hits::total                   1561                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3880                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3929                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3888                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3937                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3888                       # number of overall misses
system.l20.overall_misses::total                 3937                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     14849495                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    621869261                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      636718756                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1439550                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1439550                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     14849495                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    623308811                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       638158306                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     14849495                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    623308811                       # number of overall miss cycles
system.l20.overall_miss_latency::total      638158306                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           50                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5422                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5472                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          549                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              549                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           26                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               26                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           50                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5448                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5498                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           50                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5448                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5498                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.980000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.715603                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.718019                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.307692                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.307692                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.980000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.713656                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.716079                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.980000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.713656                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.716079                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 303050.918367                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160275.582732                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 162056.186307                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 179943.750000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 179943.750000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 303050.918367                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160316.052212                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 162092.533909                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 303050.918367                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160316.052212                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 162092.533909                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 413                       # number of writebacks
system.l20.writebacks::total                      413                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3879                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3928                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3887                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3936                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3887                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3936                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     14290388                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    577386814                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    591677202                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1348212                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1348212                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     14290388                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    578735026                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    593025414                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     14290388                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    578735026                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    593025414                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.980000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.715419                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.717836                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.980000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.713473                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.715897                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.980000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.713473                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.715897                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 291640.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148849.397783                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150630.652240                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 168526.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 168526.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 291640.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148889.896064                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150667.025915                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 291640.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148889.896064                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150667.025915                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5243                       # number of replacements
system.l21.tagsinuse                       511.363436                       # Cycle average of tags in use
system.l21.total_refs                            2815                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5755                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.489140                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            7.229966                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.762799                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   453.944612                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            45.426059                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014121                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009302                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.886611                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.088723                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998757                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1443                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1447                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             735                       # number of Writeback hits
system.l21.Writeback_hits::total                  735                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           36                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   36                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1479                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1483                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1479                       # number of overall hits
system.l21.overall_hits::total                   1483                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5171                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5211                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           17                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5188                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5228                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5188                       # number of overall misses
system.l21.overall_misses::total                 5228                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8396561                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    938471473                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      946868034                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3547297                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3547297                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8396561                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    942018770                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       950415331                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8396561                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    942018770                       # number of overall miss cycles
system.l21.overall_miss_latency::total      950415331                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6614                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6658                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          735                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              735                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6667                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6711                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6667                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6711                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.781826                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.782667                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.320755                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.320755                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.778161                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.779020                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.778161                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.779020                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209914.025000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 181487.424676                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 181705.629246                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 208664.529412                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 208664.529412                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209914.025000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 181576.478412                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 181793.292081                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209914.025000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 181576.478412                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 181793.292081                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 567                       # number of writebacks
system.l21.writebacks::total                      567                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5171                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5211                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           17                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5188                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5228                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5188                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5228                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7937322                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    878840924                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    886778246                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3351391                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3351391                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7937322                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    882192315                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    890129637                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7937322                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    882192315                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    890129637                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.781826                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.782667                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.320755                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.320755                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.778161                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.779020                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.778161                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.779020                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198433.050000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 169955.699865                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 170174.293993                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 197140.647059                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 197140.647059                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 198433.050000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 170044.779298                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 170261.981064                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 198433.050000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 170044.779298                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 170261.981064                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2271                       # number of replacements
system.l22.tagsinuse                       511.365431                       # Cycle average of tags in use
system.l22.total_refs                            6523                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2783                       # Sample count of references to valid blocks.
system.l22.avg_refs                          2.343874                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.929542                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.030649                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   402.484779                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            91.920461                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019394                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.013732                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.786103                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.179532                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998761                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1534                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1535                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l22.Writeback_hits::total                  822                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1573                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1574                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1573                       # number of overall hits
system.l22.overall_hits::total                   1574                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2214                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2256                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2214                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2256                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2214                       # number of overall misses
system.l22.overall_misses::total                 2256                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     12350252                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    357327081                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      369677333                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     12350252                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    357327081                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       369677333                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     12350252                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    357327081                       # number of overall miss cycles
system.l22.overall_miss_latency::total      369677333                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3748                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3791                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3787                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3830                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3787                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3830                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.590715                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.595094                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.584632                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.589034                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.584632                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.589034                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 294053.619048                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161394.345528                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163864.066046                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 294053.619048                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161394.345528                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163864.066046                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 294053.619048                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161394.345528                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163864.066046                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 617                       # number of writebacks
system.l22.writebacks::total                      617                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2214                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2256                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2214                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2256                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2214                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2256                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     11871517                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    332013303                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    343884820                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     11871517                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    332013303                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    343884820                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     11871517                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    332013303                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    343884820                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.590715                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.595094                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.584632                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.589034                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.584632                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.589034                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 282655.166667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149960.841463                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152431.214539                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 282655.166667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149960.841463                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152431.214539                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 282655.166667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149960.841463                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152431.214539                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3922                       # number of replacements
system.l23.tagsinuse                       511.435283                       # Cycle average of tags in use
system.l23.total_refs                            3482                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4434                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.785295                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.036527                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.666924                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   458.213585                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            38.518248                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021556                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007162                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.894948                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.075231                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998897                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1341                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1342                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1605                       # number of Writeback hits
system.l23.Writeback_hits::total                 1605                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1390                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1391                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1390                       # number of overall hits
system.l23.overall_hits::total                   1391                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3850                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3890                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3850                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3890                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3850                       # number of overall misses
system.l23.overall_misses::total                 3890                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11890381                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    605682259                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      617572640                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11890381                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    605682259                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       617572640                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11890381                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    605682259                       # number of overall miss cycles
system.l23.overall_miss_latency::total      617572640                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5191                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5232                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1605                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1605                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5240                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5281                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5240                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5281                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.741668                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.743502                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.734733                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.736603                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.734733                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.736603                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 297259.525000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 157320.067273                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158759.033419                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 297259.525000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 157320.067273                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158759.033419                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 297259.525000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 157320.067273                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158759.033419                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1290                       # number of writebacks
system.l23.writebacks::total                     1290                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3850                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3890                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3850                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3890                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3850                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3890                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11435868                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    561745966                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    573181834                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11435868                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    561745966                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    573181834                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11435868                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    561745966                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    573181834                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.741668                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.743502                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.734733                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.736603                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.734733                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.736603                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 285896.700000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 145908.043117                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147347.515167                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 285896.700000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 145908.043117                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147347.515167                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 285896.700000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 145908.043117                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147347.515167                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               559.585722                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753669                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1763650.825704                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    46.260585                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   513.325138                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.074136                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.822636                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896772                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721148                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721148                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721148                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721148                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     18360285                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     18360285                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     18360285                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     18360285                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     18360285                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     18360285                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721211                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721211                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721211                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721211                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291433.095238                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291433.095238                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291433.095238                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291433.095238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291433.095238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291433.095238                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           50                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           50                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14914410                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14914410                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14914410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14914410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14914410                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14914410                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 298288.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 298288.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 298288.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 298288.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 298288.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 298288.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5448                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249855                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5704                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39139.175140                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.209260                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.790740                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055482                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055482                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437562                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1066                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1066                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1014                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493044                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493044                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493044                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20332                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           94                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20426                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20426                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20426                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20426                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2836128821                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2836128821                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7470594                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7470594                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2843599415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2843599415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2843599415                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2843599415                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513470                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513470                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513470                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513470                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009795                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000215                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000215                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139490.892239                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139490.892239                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79474.404255                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79474.404255                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139214.697689                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139214.697689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139214.697689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139214.697689                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          549                       # number of writebacks
system.cpu0.dcache.writebacks::total              549                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14910                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14910                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           68                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14978                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14978                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5422                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5422                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5448                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    637291023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    637291023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1698854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1698854                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    638989877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    638989877                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    638989877                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    638989877                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117537.997602                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117537.997602                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65340.538462                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65340.538462                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117288.890786                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117288.890786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117288.890786                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117288.890786                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.463446                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088409230                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109320.213178                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.463446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063243                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819653                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1435879                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1435879                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1435879                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1435879                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1435879                       # number of overall hits
system.cpu1.icache.overall_hits::total        1435879                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10914000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10914000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10914000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10914000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10914000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10914000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1435933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1435933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1435933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1435933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1435933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1435933                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 202111.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 202111.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 202111.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 202111.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 202111.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 202111.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8529376                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8529376                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8529376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8529376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8529376                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8529376                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193849.454545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193849.454545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193849.454545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193849.454545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193849.454545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193849.454545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6667                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177596155                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6923                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25653.062978                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.744294                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.255706                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885720                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114280                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       961991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         961991                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       620714                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        620714                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2197                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1488                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1488                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1582705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1582705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1582705                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1582705                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14514                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14514                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          186                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14700                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14700                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2203906350                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2203906350                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     20053026                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     20053026                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2223959376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2223959376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2223959376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2223959376                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       976505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       976505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       620900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       620900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1488                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1488                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1597405                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1597405                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1597405                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1597405                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014863                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014863                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000300                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 151846.930550                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 151846.930550                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 107811.967742                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107811.967742                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 151289.753469                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 151289.753469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 151289.753469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 151289.753469                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          735                       # number of writebacks
system.cpu1.dcache.writebacks::total              735                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7900                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7900                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8033                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8033                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6614                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6614                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6667                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6667                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    956450452                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    956450452                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4125169                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4125169                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    960575621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    960575621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    960575621                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    960575621                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144609.986695                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 144609.986695                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77833.377358                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77833.377358                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 144079.139193                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 144079.139193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 144079.139193                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 144079.139193                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.664761                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089562563                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2132216.365949                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.664761                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063565                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.813565                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1601254                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1601254                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1601254                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1601254                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1601254                       # number of overall hits
system.cpu2.icache.overall_hits::total        1601254                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     18322245                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18322245                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     18322245                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18322245                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     18322245                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18322245                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1601315                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1601315                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1601315                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1601315                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1601315                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1601315                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 300364.672131                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 300364.672131                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 300364.672131                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 300364.672131                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 300364.672131                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 300364.672131                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     12460467                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12460467                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     12460467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12460467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     12460467                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12460467                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 289778.302326                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 289778.302326                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 289778.302326                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 289778.302326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 289778.302326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 289778.302326                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3787                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161298188                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4043                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39895.668563                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.342858                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.657142                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864621                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135379                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1073181                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1073181                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       703173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        703173                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1812                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1812                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1725                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1725                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1776354                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1776354                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1776354                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1776354                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8116                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8116                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          147                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8263                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8263                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8263                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8263                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    921035347                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    921035347                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4401264                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4401264                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    925436611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    925436611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    925436611                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    925436611                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1081297                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1081297                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       703320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1725                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1725                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1784617                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1784617                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1784617                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1784617                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007506                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007506                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000209                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004630                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004630                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004630                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004630                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113483.901799                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113483.901799                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 29940.571429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29940.571429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111997.653516                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111997.653516                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111997.653516                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111997.653516                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu2.dcache.writebacks::total              822                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4368                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4368                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4476                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4476                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3748                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3748                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3787                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3787                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3787                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3787                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    375094200                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    375094200                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       789654                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       789654                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    375883854                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    375883854                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    375883854                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    375883854                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003466                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003466                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002122                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002122                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100078.495197                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100078.495197                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20247.538462                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20247.538462                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99256.364933                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99256.364933                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99256.364933                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99256.364933                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.326710                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086491051                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109691.361165                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.326710                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063024                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822639                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1405135                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1405135                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1405135                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1405135                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1405135                       # number of overall hits
system.cpu3.icache.overall_hits::total        1405135                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     16908152                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16908152                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     16908152                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16908152                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     16908152                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16908152                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1405187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1405187                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1405187                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1405187                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1405187                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1405187                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 325156.769231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 325156.769231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 325156.769231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 325156.769231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 325156.769231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 325156.769231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11973859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11973859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11973859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11973859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11973859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11973859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 292045.341463                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 292045.341463                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 292045.341463                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 292045.341463                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 292045.341463                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 292045.341463                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5240                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170664702                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5496                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31052.529476                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.359527                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.640473                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880311                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119689                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       971009                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         971009                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       662889                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        662889                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1754                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1560                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1560                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1633898                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1633898                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1633898                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1633898                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14403                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14403                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          388                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          388                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14791                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14791                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14791                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14791                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2065178235                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2065178235                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     39893410                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     39893410                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2105071645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2105071645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2105071645                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2105071645                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       985412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       985412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       663277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       663277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1648689                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1648689                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1648689                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1648689                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014616                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014616                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000585                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000585                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008971                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008971                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008971                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008971                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 143385.283274                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 143385.283274                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 102818.067010                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102818.067010                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 142321.117233                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 142321.117233                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 142321.117233                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 142321.117233                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       156400                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       156400                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1605                       # number of writebacks
system.cpu3.dcache.writebacks::total             1605                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9212                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          339                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          339                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9551                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9551                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9551                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9551                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5191                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5191                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5240                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5240                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    623721112                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    623721112                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       757343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       757343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    624478455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    624478455                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    624478455                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    624478455                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005268                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005268                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 120154.327105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 120154.327105                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 15455.979592                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15455.979592                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 119175.277672                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119175.277672                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 119175.277672                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119175.277672                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
