IP Upgrade report for dds_and_nios_lab
Thu Jun 22 13:12:35 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Jun 22 13:12:35 2023           ;
; Quartus Prime Version        ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                ; dds_and_nios_lab                            ;
; Top-level Entity Name        ; dds_and_nios_lab                            ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                          ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File                         ; Message ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; DE1_SoC_QSYS ; Qsys           ; 14.1    ; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip ; DE1_SoC_QSYS.qsys    ; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip ;         ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE1_SoC_QSYS.qsys" to "DE1_SoC_QSYS.BAK.qsys"
Info (11902): Backing up file "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" to "DE1_SoC_QSYS.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "DE1_SoC_QSYS.qsys"
Info: 2023.06.22.13:10:21 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2023.06.22.13:10:22 Info: Upgrading from core type Nios II (Classic) Processor with version 16.1 to core type Nios II Processor with version 16.1
Info: 2023.06.22.13:10:22 Info: Migration Successful
Info: 2023.06.22.13:10:22 Info: Finished upgrading the ip cores
Info: 2023.06.22.13:10:30 Info: Saving generation log to C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS
Info: 2023.06.22.13:10:30 Info: Starting: Create simulation model
Info: 2023.06.22.13:10:30 Info: qsys-generate C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.06.22.13:10:30 Info: Loading rtl
Info: 2023.06.22.13:10:31 Info: Reading input file
Info: 2023.06.22.13:10:31 Info: Adding audio [audio2fifo 1.0]
Info: 2023.06.22.13:10:31 Info: Parameterizing module audio
Info: 2023.06.22.13:10:31 Info: Adding audio_sel [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module audio_sel
Info: 2023.06.22.13:10:31 Info: Adding clk_25_in [altera_clock_bridge 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module clk_25_in
Info: 2023.06.22.13:10:31 Info: Adding clk_50 [clock_source 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module clk_50
Info: 2023.06.22.13:10:31 Info: Adding cpu [altera_nios2_gen2 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module cpu
Info: 2023.06.22.13:10:31 Info: Adding div_freq [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module div_freq
Info: 2023.06.22.13:10:31 Info: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module jtag_uart
Info: 2023.06.22.13:10:31 Info: Adding key [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module key
Info: 2023.06.22.13:10:31 Info: Adding keyboard_keys [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module keyboard_keys
Info: 2023.06.22.13:10:31 Info: Adding modulation_selector [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module modulation_selector
Info: 2023.06.22.13:10:31 Info: Adding mouse_pos [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module mouse_pos
Info: 2023.06.22.13:10:31 Info: Adding pll [altera_pll 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module pll
Info: 2023.06.22.13:10:31 Info: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module sdram
Info: 2023.06.22.13:10:31 Info: Adding signal_selector [altera_avalon_pio 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module signal_selector
Info: 2023.06.22.13:10:31 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module sysid_qsys
Info: 2023.06.22.13:10:31 Info: Adding timer [altera_avalon_timer 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module timer
Info: 2023.06.22.13:10:31 Info: Adding vga [vga_interface 1.0]
Info: 2023.06.22.13:10:31 Info: Parameterizing module vga
Info: 2023.06.22.13:10:31 Info: Adding vga_clk_bridge_out [altera_clock_bridge 16.1]
Info: 2023.06.22.13:10:31 Info: Parameterizing module vga_clk_bridge_out
Info: 2023.06.22.13:10:31 Info: Building connections
Info: 2023.06.22.13:10:31 Info: Parameterizing connections
Info: 2023.06.22.13:10:31 Info: Validating
Info: 2023.06.22.13:10:32 Info: Done reading input file
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2023.06.22.13:10:33 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: 2023.06.22.13:10:33 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Info: 2023.06.22.13:10:33 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for SIM_VERILOG
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20
Info: 2023.06.22.13:10:36 Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21
Info: 2023.06.22.13:10:42 Info: audio: "DE1_SoC_QSYS" instantiated audio2fifo "audio"
Info: 2023.06.22.13:10:42 Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: 2023.06.22.13:10:42 Info: audio_sel:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen//DE1_SoC_QSYS_audio_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0001_audio_sel_gen
Info: 2023.06.22.13:10:42 Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: 2023.06.22.13:10:42 Info: audio_sel: "DE1_SoC_QSYS" instantiated altera_avalon_pio "audio_sel"
Info: 2023.06.22.13:10:42 Info: cpu: "DE1_SoC_QSYS" instantiated altera_nios2_gen2 "cpu"
Info: 2023.06.22.13:10:42 Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'
Info: 2023.06.22.13:10:42 Info: div_freq:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen//DE1_SoC_QSYS_div_freq_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0002_div_freq_gen
Info: 2023.06.22.13:10:42 Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'
Info: 2023.06.22.13:10:42 Info: div_freq: "DE1_SoC_QSYS" instantiated altera_avalon_pio "div_freq"
Info: 2023.06.22.13:10:42 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: 2023.06.22.13:10:42 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0003_jtag_uart_gen
Info: 2023.06.22.13:10:43 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: 2023.06.22.13:10:43 Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2023.06.22.13:10:43 Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'
Info: 2023.06.22.13:10:43 Info: key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen//DE1_SoC_QSYS_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0004_key_gen
Info: 2023.06.22.13:10:43 Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'
Info: 2023.06.22.13:10:43 Info: key: "DE1_SoC_QSYS" instantiated altera_avalon_pio "key"
Info: 2023.06.22.13:10:43 Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: 2023.06.22.13:10:43 Info: keyboard_keys:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen//DE1_SoC_QSYS_keyboard_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0005_keyboard_keys_gen
Info: 2023.06.22.13:10:43 Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: 2023.06.22.13:10:43 Info: keyboard_keys: "DE1_SoC_QSYS" instantiated altera_avalon_pio "keyboard_keys"
Info: 2023.06.22.13:10:43 Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: 2023.06.22.13:10:43 Info: modulation_selector:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen//DE1_SoC_QSYS_modulation_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0006_modulation_selector_gen
Info: 2023.06.22.13:10:43 Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: 2023.06.22.13:10:43 Info: modulation_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "modulation_selector"
Info: 2023.06.22.13:10:43 Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: 2023.06.22.13:10:43 Info: mouse_pos:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen//DE1_SoC_QSYS_mouse_pos_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0007_mouse_pos_gen
Info: 2023.06.22.13:10:43 Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: 2023.06.22.13:10:43 Info: mouse_pos: "DE1_SoC_QSYS" instantiated altera_avalon_pio "mouse_pos"
Info: 2023.06.22.13:10:43 Info: pll: Generating simgen model
Info: 2023.06.22.13:10:54 Info: pll: Simgen was successful
Info: 2023.06.22.13:10:54 Info: pll: "DE1_SoC_QSYS" instantiated altera_pll "pll"
Info: 2023.06.22.13:10:54 Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: 2023.06.22.13:10:54 Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen//DE1_SoC_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0009_sdram_gen
Info: 2023.06.22.13:10:55 Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: 2023.06.22.13:10:55 Info: sdram: "DE1_SoC_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2023.06.22.13:10:55 Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: 2023.06.22.13:10:55 Info: signal_selector:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen//DE1_SoC_QSYS_signal_selector_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0010_signal_selector_gen
Info: 2023.06.22.13:10:55 Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: 2023.06.22.13:10:55 Info: signal_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "signal_selector"
Info: 2023.06.22.13:10:55 Info: sysid_qsys: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2023.06.22.13:10:55 Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'
Info: 2023.06.22.13:10:55 Info: timer:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen//DE1_SoC_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0012_timer_gen
Info: 2023.06.22.13:10:55 Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'
Info: 2023.06.22.13:10:55 Info: timer: "DE1_SoC_QSYS" instantiated altera_avalon_timer "timer"
Info: 2023.06.22.13:10:56 Info: vga: "DE1_SoC_QSYS" instantiated vga_interface "vga"
Info: 2023.06.22.13:11:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:03 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:03 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:03 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:03 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:03 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:04 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:04 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:04 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:04 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:04 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:05 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:05 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:05 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:05 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:05 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:06 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:06 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:06 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:11:11 Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2023.06.22.13:11:11 Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: 2023.06.22.13:11:11 Info: irq_synchronizer: "DE1_SoC_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2023.06.22.13:11:11 Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: 2023.06.22.13:11:11 Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: 2023.06.22.13:11:11 Info: DATA_FREGEN:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen//DE1_SoC_QSYS_audio_DATA_FREGEN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0016_DATA_FREGEN_gen
Info: 2023.06.22.13:11:11 Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: 2023.06.22.13:11:11 Info: DATA_FREGEN: "audio" instantiated altera_avalon_pio "DATA_FREGEN"
Info: 2023.06.22.13:11:11 Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: 2023.06.22.13:11:11 Info: EMPTY:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen//DE1_SoC_QSYS_audio_EMPTY_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0017_EMPTY_gen
Info: 2023.06.22.13:11:11 Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: 2023.06.22.13:11:11 Info: EMPTY: "audio" instantiated altera_avalon_pio "EMPTY"
Info: 2023.06.22.13:11:11 Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: 2023.06.22.13:11:11 Info: OUT_PAUSE:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen//DE1_SoC_QSYS_audio_OUT_PAUSE_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0018_OUT_PAUSE_gen
Info: 2023.06.22.13:11:12 Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: 2023.06.22.13:11:12 Info: OUT_PAUSE: "audio" instantiated altera_avalon_pio "OUT_PAUSE"
Info: 2023.06.22.13:11:12 Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: 2023.06.22.13:11:12 Info: fifo_used:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen//DE1_SoC_QSYS_audio_fifo_used_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0019_fifo_used_gen
Info: 2023.06.22.13:11:12 Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: 2023.06.22.13:11:12 Info: fifo_used: "audio" instantiated altera_avalon_pio "fifo_used"
Info: 2023.06.22.13:11:12 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'
Info: 2023.06.22.13:11:12 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu_cpu --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen//DE1_SoC_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:12 (*) Starting Nios II generation
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:12 (*)   Checking for plaintext license.
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Plaintext license not found.
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Checking for encrypted license (non-evaluation).
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Elaborating CPU configuration settings
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)   Creating all objects for CPU
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)     Testbench
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)     Instruction decoding
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)       Instruction fields
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:13 (*)       Instruction decodes
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)       Signals for RTL simulation waveforms
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)       Instruction controls
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)     Pipeline frontend
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:14 (*)     Pipeline backend
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:15 (*)   Creating 'C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0020_cpu_gen/
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:15 (*)   Generating RTL from CPU objects
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:16 (*)   Creating encrypted RTL
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:16 (*)   Creating IP functional simulation model
Info: 2023.06.22.13:11:28 Info: cpu: # 2023.06.22 13:11:28 (*) Done Nios II generation
Info: 2023.06.22.13:11:28 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'
Info: 2023.06.22.13:11:28 Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2023.06.22.13:11:31 Info: alt_vip_itc_0: "vga" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2023.06.22.13:11:33 Info: alt_vip_vfr_0: Generating Verilog simulation model
Warning: 2023.06.22.13:11:43 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2023.06.22.13:11:43 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Net "control_header_state[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Net "control_header_state[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Net "control_header_state[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Net "control_header_data[8..7]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Net "control_header_data[5..4]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Warning: 2023.06.22.13:11:43 Warning: Net "control_header_data[2..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0026_sopcqmap
Info: 2023.06.22.13:11:44 Info: alt_vip_vfr_0: Generated simulation model DE1_SoC_QSYS_vga_alt_vip_vfr_0.vo
Info: 2023.06.22.13:11:44 Info: alt_vip_vfr_0: "vga" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2023.06.22.13:11:44 Info: vga_clk: Generating simgen model
Info: 2023.06.22.13:11:55 Info: vga_clk: Simgen was successful
Info: 2023.06.22.13:11:55 Info: vga_clk: "vga" instantiated altera_pll "vga_clk"
Info: 2023.06.22.13:11:55 Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: 2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2023.06.22.13:11:55 Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: 2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2023.06.22.13:11:55 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2023.06.22.13:11:55 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2023.06.22.13:11:55 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2023.06.22.13:11:55 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2023.06.22.13:11:55 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2023.06.22.13:11:55 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2023.06.22.13:11:55 Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: 2023.06.22.13:11:55 Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2023.06.22.13:11:55 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2023.06.22.13:11:55 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2023.06.22.13:11:55 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2023.06.22.13:11:55 Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2023.06.22.13:11:55 Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: 2023.06.22.13:11:55 Info: rsp_demux_015: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_015"
Info: 2023.06.22.13:11:55 Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: 2023.06.22.13:11:55 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation/submodules
Info: 2023.06.22.13:11:55 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2023.06.22.13:11:55 Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: 2023.06.22.13:11:55 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2023.06.22.13:11:55 Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: 2023.06.22.13:11:55 Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 61 modules, 116 files
Info: 2023.06.22.13:11:56 Info: qsys-generate succeeded.
Info: 2023.06.22.13:11:56 Info: Finished: Create simulation model
Info: 2023.06.22.13:11:56 Info: Starting: Create Modelsim Project.
Info: 2023.06.22.13:11:56 Info: sim-script-gen --spd=C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS\DE1_SoC_QSYS.spd --output-directory=C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info: Doing: ip-make-simscript --spd=C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS\DE1_SoC_QSYS.spd --output-directory=C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info:     mentor
Info: 2023.06.22.13:11:56 Info: Generating the following file(s) for VCS simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info:     synopsys/vcs
Info: 2023.06.22.13:11:56 Info: Generating the following file(s) for VCSMX simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info:     synopsys/vcsmx
Info: 2023.06.22.13:11:56 Info:     synopsys/vcsmx
Info: 2023.06.22.13:11:56 Info: Generating the following file(s) for NCSIM simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info:     cadence
Info: 2023.06.22.13:11:56 Info:     cadence
Info: 2023.06.22.13:11:56 Info:     cadence
Info: 2023.06.22.13:11:56 Info:     58 .cds.lib files in cadence/cds_libs
Info: 2023.06.22.13:11:56 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info:     aldec
Info: 2023.06.22.13:11:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/simulation
Info: 2023.06.22.13:11:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2023.06.22.13:11:56 Info: Finished: Create Modelsim Project.
Info: 2023.06.22.13:11:56 Info: Starting: Create block symbol file (.bsf)
Info: 2023.06.22.13:11:56 Info: qsys-generate C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.06.22.13:11:56 Info: Loading rtl
Info: 2023.06.22.13:11:56 Info: Reading input file
Info: 2023.06.22.13:11:56 Info: Adding audio [audio2fifo 1.0]
Info: 2023.06.22.13:11:57 Info: Parameterizing module audio
Info: 2023.06.22.13:11:57 Info: Adding audio_sel [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module audio_sel
Info: 2023.06.22.13:11:57 Info: Adding clk_25_in [altera_clock_bridge 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module clk_25_in
Info: 2023.06.22.13:11:57 Info: Adding clk_50 [clock_source 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module clk_50
Info: 2023.06.22.13:11:57 Info: Adding cpu [altera_nios2_gen2 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module cpu
Info: 2023.06.22.13:11:57 Info: Adding div_freq [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module div_freq
Info: 2023.06.22.13:11:57 Info: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module jtag_uart
Info: 2023.06.22.13:11:57 Info: Adding key [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module key
Info: 2023.06.22.13:11:57 Info: Adding keyboard_keys [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module keyboard_keys
Info: 2023.06.22.13:11:57 Info: Adding modulation_selector [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module modulation_selector
Info: 2023.06.22.13:11:57 Info: Adding mouse_pos [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module mouse_pos
Info: 2023.06.22.13:11:57 Info: Adding pll [altera_pll 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module pll
Info: 2023.06.22.13:11:57 Info: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module sdram
Info: 2023.06.22.13:11:57 Info: Adding signal_selector [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module signal_selector
Info: 2023.06.22.13:11:57 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module sysid_qsys
Info: 2023.06.22.13:11:57 Info: Adding timer [altera_avalon_timer 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module timer
Info: 2023.06.22.13:11:57 Info: Adding vga [vga_interface 1.0]
Info: 2023.06.22.13:11:57 Info: Parameterizing module vga
Info: 2023.06.22.13:11:57 Info: Adding vga_clk_bridge_out [altera_clock_bridge 16.1]
Info: 2023.06.22.13:11:57 Info: Parameterizing module vga_clk_bridge_out
Info: 2023.06.22.13:11:57 Info: Building connections
Info: 2023.06.22.13:11:57 Info: Parameterizing connections
Info: 2023.06.22.13:11:57 Info: Validating
Info: 2023.06.22.13:11:57 Info: Done reading input file
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2023.06.22.13:11:59 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: 2023.06.22.13:11:59 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2023.06.22.13:11:59 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Info: 2023.06.22.13:11:59 Info: qsys-generate succeeded.
Info: 2023.06.22.13:11:59 Info: Finished: Create block symbol file (.bsf)
Info: 2023.06.22.13:11:59 Info:
Info: 2023.06.22.13:11:59 Info: Starting: Create HDL design files for synthesis
Info: 2023.06.22.13:11:59 Info: qsys-generate C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\xiech\Github\CPEN_311_Lab_5\rtl\DE1_SoC_QSYS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.06.22.13:11:59 Info: Loading rtl
Info: 2023.06.22.13:11:59 Info: Reading input file
Info: 2023.06.22.13:11:59 Info: Adding audio [audio2fifo 1.0]
Info: 2023.06.22.13:11:59 Info: Parameterizing module audio
Info: 2023.06.22.13:11:59 Info: Adding audio_sel [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module audio_sel
Info: 2023.06.22.13:11:59 Info: Adding clk_25_in [altera_clock_bridge 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module clk_25_in
Info: 2023.06.22.13:11:59 Info: Adding clk_50 [clock_source 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module clk_50
Info: 2023.06.22.13:11:59 Info: Adding cpu [altera_nios2_gen2 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module cpu
Info: 2023.06.22.13:11:59 Info: Adding div_freq [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module div_freq
Info: 2023.06.22.13:11:59 Info: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module jtag_uart
Info: 2023.06.22.13:11:59 Info: Adding key [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module key
Info: 2023.06.22.13:11:59 Info: Adding keyboard_keys [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module keyboard_keys
Info: 2023.06.22.13:11:59 Info: Adding modulation_selector [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module modulation_selector
Info: 2023.06.22.13:11:59 Info: Adding mouse_pos [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module mouse_pos
Info: 2023.06.22.13:11:59 Info: Adding pll [altera_pll 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module pll
Info: 2023.06.22.13:11:59 Info: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module sdram
Info: 2023.06.22.13:11:59 Info: Adding signal_selector [altera_avalon_pio 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module signal_selector
Info: 2023.06.22.13:11:59 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module sysid_qsys
Info: 2023.06.22.13:11:59 Info: Adding timer [altera_avalon_timer 16.1]
Info: 2023.06.22.13:11:59 Info: Parameterizing module timer
Info: 2023.06.22.13:11:59 Info: Adding vga [vga_interface 1.0]
Info: 2023.06.22.13:12:00 Info: Parameterizing module vga
Info: 2023.06.22.13:12:00 Info: Adding vga_clk_bridge_out [altera_clock_bridge 16.1]
Info: 2023.06.22.13:12:00 Info: Parameterizing module vga_clk_bridge_out
Info: 2023.06.22.13:12:00 Info: Building connections
Info: 2023.06.22.13:12:00 Info: Parameterizing connections
Info: 2023.06.22.13:12:00 Info: Validating
Info: 2023.06.22.13:12:00 Info: Done reading input file
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.EMPTY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.FIFO_FULL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.audio.fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.keyboard_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.mouse_pos: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2023.06.22.13:12:01 Warning: DE1_SoC_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: 2023.06.22.13:12:01 Warning: DE1_SoC_QSYS.vga.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga_lite/16.1/ip/altera/frame_reader/common_hdl
Info: 2023.06.22.13:12:01 Info: DE1_SoC_QSYS.vga.vga_clk: The legal reference clock frequency is 5.0 MHz..800.0 MHz
2023.06.22.13:12:01 Info: DE1_SoC_QSYS.vga.vga_clk: Able to implement PLL with user settings
Info: 2023.06.22.13:12:02 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src20 and cmd_mux_020.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux.src21 and cmd_mux_021.sink0
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_020.src0 and rsp_mux.sink20
Info: 2023.06.22.13:12:04 Info: Inserting clock-crossing logic between rsp_demux_021.src0 and rsp_mux.sink21
Info: 2023.06.22.13:12:09 Info: audio: "DE1_SoC_QSYS" instantiated audio2fifo "audio"
Info: 2023.06.22.13:12:09 Info: audio_sel: Starting RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: 2023.06.22.13:12:09 Info: audio_sel:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_sel --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0061_audio_sel_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0061_audio_sel_gen/
Info: 2023.06.22.13:12:09 Info: audio_sel: Done RTL generation for module 'DE1_SoC_QSYS_audio_sel'
Info: 2023.06.22.13:12:09 Info: audio_sel: "DE1_SoC_QSYS" instantiated altera_avalon_pio "audio_sel"
Info: 2023.06.22.13:12:09 Info: cpu: "DE1_SoC_QSYS" instantiated altera_nios2_gen2 "cpu"
Info: 2023.06.22.13:12:09 Info: div_freq: Starting RTL generation for module 'DE1_SoC_QSYS_div_freq'
Info: 2023.06.22.13:12:09 Info: div_freq:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_div_freq --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0062_div_freq_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0062_div_freq_gen/
Info: 2023.06.22.13:12:09 Info: div_freq: Done RTL generation for module 'DE1_SoC_QSYS_div_freq'
Info: 2023.06.22.13:12:09 Info: div_freq: "DE1_SoC_QSYS" instantiated altera_avalon_pio "div_freq"
Info: 2023.06.22.13:12:09 Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: 2023.06.22.13:12:09 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0063_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0063_jtag_uart_gen/
Info: 2023.06.22.13:12:10 Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: 2023.06.22.13:12:10 Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2023.06.22.13:12:10 Info: key: Starting RTL generation for module 'DE1_SoC_QSYS_key'
Info: 2023.06.22.13:12:10 Info: key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_key --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0064_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0064_key_gen/
Info: 2023.06.22.13:12:10 Info: key: Done RTL generation for module 'DE1_SoC_QSYS_key'
Info: 2023.06.22.13:12:10 Info: key: "DE1_SoC_QSYS" instantiated altera_avalon_pio "key"
Info: 2023.06.22.13:12:10 Info: keyboard_keys: Starting RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: 2023.06.22.13:12:10 Info: keyboard_keys:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_keyboard_keys --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0065_keyboard_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0065_keyboard_keys_gen/
Info: 2023.06.22.13:12:10 Info: keyboard_keys: Done RTL generation for module 'DE1_SoC_QSYS_keyboard_keys'
Info: 2023.06.22.13:12:10 Info: keyboard_keys: "DE1_SoC_QSYS" instantiated altera_avalon_pio "keyboard_keys"
Info: 2023.06.22.13:12:10 Info: modulation_selector: Starting RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: 2023.06.22.13:12:10 Info: modulation_selector:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_modulation_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0066_modulation_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0066_modulation_selector_gen/
Info: 2023.06.22.13:12:10 Info: modulation_selector: Done RTL generation for module 'DE1_SoC_QSYS_modulation_selector'
Info: 2023.06.22.13:12:10 Info: modulation_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "modulation_selector"
Info: 2023.06.22.13:12:10 Info: mouse_pos: Starting RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: 2023.06.22.13:12:10 Info: mouse_pos:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_mouse_pos --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0067_mouse_pos_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0067_mouse_pos_gen/
Info: 2023.06.22.13:12:10 Info: mouse_pos: Done RTL generation for module 'DE1_SoC_QSYS_mouse_pos'
Info: 2023.06.22.13:12:10 Info: mouse_pos: "DE1_SoC_QSYS" instantiated altera_avalon_pio "mouse_pos"
Info: 2023.06.22.13:12:10 Info: pll: "DE1_SoC_QSYS" instantiated altera_pll "pll"
Info: 2023.06.22.13:12:10 Info: sdram: Starting RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: 2023.06.22.13:12:10 Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE1_SoC_QSYS_sdram --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0069_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0069_sdram_gen/
Info: 2023.06.22.13:12:11 Info: sdram: Done RTL generation for module 'DE1_SoC_QSYS_sdram'
Info: 2023.06.22.13:12:11 Info: sdram: "DE1_SoC_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2023.06.22.13:12:11 Info: signal_selector: Starting RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: 2023.06.22.13:12:11 Info: signal_selector:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_signal_selector --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0070_signal_selector_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0070_signal_selector_gen/
Info: 2023.06.22.13:12:11 Info: signal_selector: Done RTL generation for module 'DE1_SoC_QSYS_signal_selector'
Info: 2023.06.22.13:12:11 Info: signal_selector: "DE1_SoC_QSYS" instantiated altera_avalon_pio "signal_selector"
Info: 2023.06.22.13:12:11 Info: sysid_qsys: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2023.06.22.13:12:11 Info: timer: Starting RTL generation for module 'DE1_SoC_QSYS_timer'
Info: 2023.06.22.13:12:11 Info: timer:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_timer --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0072_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0072_timer_gen/
Info: 2023.06.22.13:12:11 Info: timer: Done RTL generation for module 'DE1_SoC_QSYS_timer'
Info: 2023.06.22.13:12:11 Info: timer: "DE1_SoC_QSYS" instantiated altera_avalon_timer "timer"
Info: 2023.06.22.13:12:12 Info: vga: "DE1_SoC_QSYS" instantiated vga_interface "vga"
Info: 2023.06.22.13:12:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:18 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:19 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:20 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:20 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:20 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:20 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:20 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:21 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:21 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:21 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:21 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:21 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:22 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:22 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:22 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:22 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: 2023.06.22.13:12:27 Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2023.06.22.13:12:27 Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: 2023.06.22.13:12:27 Info: irq_synchronizer: "DE1_SoC_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2023.06.22.13:12:27 Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: 2023.06.22.13:12:27 Info: DATA_FREGEN: Starting RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: 2023.06.22.13:12:27 Info: DATA_FREGEN:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_DATA_FREGEN --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0076_DATA_FREGEN_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0076_DATA_FREGEN_gen/
Info: 2023.06.22.13:12:27 Info: DATA_FREGEN: Done RTL generation for module 'DE1_SoC_QSYS_audio_DATA_FREGEN'
Info: 2023.06.22.13:12:27 Info: DATA_FREGEN: "audio" instantiated altera_avalon_pio "DATA_FREGEN"
Info: 2023.06.22.13:12:27 Info: EMPTY: Starting RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: 2023.06.22.13:12:27 Info: EMPTY:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_EMPTY --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0077_EMPTY_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0077_EMPTY_gen/
Info: 2023.06.22.13:12:27 Info: EMPTY: Done RTL generation for module 'DE1_SoC_QSYS_audio_EMPTY'
Info: 2023.06.22.13:12:27 Info: EMPTY: "audio" instantiated altera_avalon_pio "EMPTY"
Info: 2023.06.22.13:12:27 Info: OUT_PAUSE: Starting RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: 2023.06.22.13:12:27 Info: OUT_PAUSE:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_OUT_PAUSE --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0078_OUT_PAUSE_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0078_OUT_PAUSE_gen/
Info: 2023.06.22.13:12:28 Info: OUT_PAUSE: Done RTL generation for module 'DE1_SoC_QSYS_audio_OUT_PAUSE'
Info: 2023.06.22.13:12:28 Info: OUT_PAUSE: "audio" instantiated altera_avalon_pio "OUT_PAUSE"
Info: 2023.06.22.13:12:28 Info: fifo_used: Starting RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: 2023.06.22.13:12:28 Info: fifo_used:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_audio_fifo_used --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0079_fifo_used_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0079_fifo_used_gen/
Info: 2023.06.22.13:12:28 Info: fifo_used: Done RTL generation for module 'DE1_SoC_QSYS_audio_fifo_used'
Info: 2023.06.22.13:12:28 Info: fifo_used: "audio" instantiated altera_avalon_pio "fifo_used"
Info: 2023.06.22.13:12:28 Info: cpu: Starting RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'
Info: 2023.06.22.13:12:28 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE1_SoC_QSYS_cpu_cpu --dir=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0080_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/xiech/AppData/Local/Temp/alt9530_2011250670501801099.dir/0080_cpu_gen/
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:28 (*) Starting Nios II generation
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:28 (*)   Checking for plaintext license.
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Plaintext license not found.
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Checking for encrypted license (non-evaluation).
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Elaborating CPU configuration settings
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)   Creating all objects for CPU
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)     Testbench
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)     Instruction decoding
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)       Instruction fields
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:29 (*)       Instruction decodes
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)       Signals for RTL simulation waveforms
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)       Instruction controls
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)     Pipeline frontend
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:30 (*)     Pipeline backend
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:31 (*)   Generating RTL from CPU objects
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:33 (*)   Creating encrypted RTL
Info: 2023.06.22.13:12:33 Info: cpu: # 2023.06.22 13:12:33 (*) Done Nios II generation
Info: 2023.06.22.13:12:33 Info: cpu: Done RTL generation for module 'DE1_SoC_QSYS_cpu_cpu'
Info: 2023.06.22.13:12:33 Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2023.06.22.13:12:33 Info: alt_vip_itc_0: "vga" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2023.06.22.13:12:33 Info: alt_vip_vfr_0: "vga" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: 2023.06.22.13:12:33 Info: vga_clk: "vga" instantiated altera_pll "vga_clk"
Info: 2023.06.22.13:12:33 Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: 2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2023.06.22.13:12:33 Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: 2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2023.06.22.13:12:33 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2023.06.22.13:12:33 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2023.06.22.13:12:33 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2023.06.22.13:12:33 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2023.06.22.13:12:33 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2023.06.22.13:12:33 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2023.06.22.13:12:33 Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: 2023.06.22.13:12:33 Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2023.06.22.13:12:33 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2023.06.22.13:12:33 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2023.06.22.13:12:33 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2023.06.22.13:12:33 Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2023.06.22.13:12:33 Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: 2023.06.22.13:12:33 Info: rsp_demux_015: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_015"
Info: 2023.06.22.13:12:33 Info: rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info: 2023.06.22.13:12:33 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:33 Info: Reusing file C:/Users/xiech/Github/CPEN_311_Lab_5/rtl/DE1_SoC_QSYS/synthesis/submodules
Info: 2023.06.22.13:12:34 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2023.06.22.13:12:34 Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: 2023.06.22.13:12:34 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2023.06.22.13:12:34 Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: 2023.06.22.13:12:34 Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 61 modules, 127 files
Info: 2023.06.22.13:12:35 Info: qsys-generate succeeded.
Info: 2023.06.22.13:12:35 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "DE1_SoC_QSYS.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Thu Jun 22 13:12:35 2023
    Info: Elapsed time: 00:02:29
    Info: Total CPU time (on all processors): 00:02:38


