# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap polarfire /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap PolarFire /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# INFO: Simulation library CORECORDIC_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap CORECORDIC_LIB CORECORDIC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREFIR_PF_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap COREFIR_PF_LIB COREFIR_PF_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v 
# -- Compiling module cordic_kitDelay_bit_reg
# -- Compiling module cordic_kitDelay_reg
# -- Compiling module cordic_countS
# -- Compiling module cordicSm
# -- Compiling module cordic_kitRndUp
# -- Compiling module cordic_kitRndSymm
# -- Compiling module cordic_kitRndEven
# -- Compiling module cordic_kitRoundTop
# -- Compiling module cordic_init_kickstart
# -- Compiling module cordic_dp_bits_trans
# -- Compiling module cordic_coarse_pre_rotator
# -- Compiling module cordic_coarse_post_rotator
# -- Compiling module cordic_signExt
# -- Compiling module cordic_word_calc
# -- Compiling module cordic_par_calc
# 
# Top level modules:
# 	cordicSm
# 	cordic_kitRoundTop
# 	cordic_init_kickstart
# 	cordic_dp_bits_trans
# 	cordic_coarse_pre_rotator
# 	cordic_coarse_post_rotator
# 	cordic_word_calc
# 	cordic_par_calc
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vlog -reportprogress 300 -sv -work CORECORDIC_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v 
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# 
# Top level modules:
# 	CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v 
# -- Compiling module CORECORDIC_C0
# 
# Top level modules:
# 	CORECORDIC_C0
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package corefir_rtl_pack
# -- Compiling package body corefir_rtl_pack
# -- Loading package corefir_rtl_pack
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(469): Function 'running_sum_basic' may complete without a RETURN at line 466.
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corefir_rtl_pack
# -- Compiling entity corefir_kitDelay_bit_reg
# -- Compiling architecture rtl of corefir_kitDelay_bit_reg
# -- Compiling entity corefir_kitDelay_reg
# -- Compiling architecture rtl of corefir_kitDelay_reg
# -- Compiling entity corefir_kitRndUp
# -- Compiling architecture rtl of corefir_kitRndUp
# -- Compiling entity corefir_kitRndEven
# -- Compiling architecture rtl of corefir_kitRndEven
# ** Warning: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd(279): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# -- Compiling entity corefir_kitRoundTop
# -- Compiling architecture rtl of corefir_kitRoundTop
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package enum_rtl_pack
# -- Compiling package body enum_rtl_pack
# -- Loading package enum_rtl_pack
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_kitDelay_bit_reg
# -- Compiling architecture rtl of enum_kitDelay_bit_reg
# -- Compiling entity enum_kitDelay_reg
# -- Compiling architecture rtl of enum_kitDelay_reg
# -- Compiling entity enum_kitDelay_bit_reg_attr
# -- Compiling architecture rtl of enum_kitDelay_bit_reg_attr
# -- Compiling entity enum_kitDelay_reg_attr
# -- Compiling architecture rtl of enum_kitDelay_reg_attr
# -- Compiling entity enum_kitDelay_reg_cond
# -- Compiling architecture rtl of enum_kitDelay_reg_cond
# -- Compiling entity enum_kitCountS
# -- Compiling architecture rtl of enum_kitCountS
# -- Compiling entity enum_signExt
# -- Compiling architecture rtl of enum_signExt
# -- Compiling entity enum_kitEdge
# -- Compiling architecture rtl of enum_kitEdge
# -- Compiling entity debug_INIT
# -- Compiling architecture rtl of debug_INIT
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_dly_line_18x192
# -- Compiling architecture rtl of enum_dly_line_18x192
# -- Compiling entity enum_uram_shift_reg_18x192
# -- Compiling architecture rtl of enum_uram_shift_reg_18x192
# -- Compiling entity uram_wrap
# -- Compiling architecture rtl of uram_wrap
# -- Compiling entity infer_dly_line_18x192
# -- Compiling architecture infer of infer_dly_line_18x192
# -- Compiling entity g5_uram12x64
# -- Compiling architecture DEF_ARCH of g5_uram12x64
# -- Compiling entity g5_uram12x128
# -- Compiling architecture DEF_ARCH of g5_uram12x128
# -- Compiling entity g5_uram12x192
# -- Compiling architecture DEF_ARCH of g5_uram12x192
# -- Compiling entity g5_uram18x64
# -- Compiling architecture DEF_ARCH of g5_uram18x64
# -- Compiling entity g5_uram18x128
# -- Compiling architecture DEF_ARCH of g5_uram18x128
# -- Compiling entity g5_uram18x192
# -- Compiling architecture DEF_ARCH of g5_uram18x192
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Loading package COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs
# -- Compiling entity enum_fir_adv_g5
# -- Compiling architecture rtl of enum_fir_adv_g5
# -- Compiling entity enum_g5_latency_adv
# -- Compiling architecture rtl of enum_g5_latency_adv
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_pad_g5
# -- Compiling architecture rtl of enum_pad_g5
# End time: 15:48:01 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:01 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity MACC_PA_BC_ROM_wrap
# -- Compiling architecture rtl of MACC_PA_BC_ROM_wrap
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_tap_g5
# -- Compiling architecture rtl of enum_tap_g5
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_tap_undernibble_1
# -- Compiling architecture rtl of enum_tap_undernibble_1
# -- Compiling entity enum_tap_undernibble_2
# -- Compiling architecture rtl of enum_tap_undernibble_2
# -- Compiling entity enum_tap_undernibble_3
# -- Compiling architecture rtl of enum_tap_undernibble_3
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_tap_nibble
# -- Compiling architecture rtl of enum_tap_nibble
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Compiling entity enum_row_g5
# -- Compiling architecture rtl of enum_row_g5
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package enum_rtl_pack
# -- Loading package COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params
# -- Compiling entity COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5
# -- Compiling architecture rtl of COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package corefir_rtl_pack
# -- Compiling entity COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF
# -- Compiling architecture rtl of COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity COREFIR_PF_C0
# -- Compiling architecture RTL of COREFIR_PF_C0
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v 
# -- Compiling module PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM
# 
# Top level modules:
# 	PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v 
# -- Compiling module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC
# 
# Top level modules:
# 	PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v 
# -- Compiling module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL
# 
# Top level modules:
# 	PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v 
# -- Compiling module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF
# 
# Top level modules:
# 	PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v 
# -- Compiling module PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM
# 
# Top level modules:
# 	PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/PF_SRAM_AHBL_AXI_C0.v 
# -- Compiling module PF_SRAM_AHBL_AXI_C0
# 
# Top level modules:
# 	PF_SRAM_AHBL_AXI_C0
# End time: 15:48:02 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:02 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/combiner.v 
# -- Compiling module combiner
# 
# Top level modules:
# 	combiner
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/master.v 
# -- Compiling module custom_axi_master
# 
# Top level modules:
# 	custom_axi_master
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/four_pr.v 
# -- Compiling module four_pr
# 
# Top level modules:
# 	four_pr
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/modulator.v 
# -- Compiling module modulator
# 
# Top level modules:
# 	modulator
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/counter.v 
# -- Compiling module phase_counter
# 
# Top level modules:
# 	phase_counter
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/symmap.v 
# -- Compiling module symmap
# 
# Top level modules:
# 	symmap
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/hdl/upsampler.v 
# -- Compiling module upsampler
# 
# Top level modules:
# 	upsampler
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/my_design/my_design.v 
# -- Compiling module my_design
# 
# Top level modules:
# 	my_design
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/test/user/coreparameters_tgi.vhd 
# -- Loading package STANDARD
# -- Compiling package coreparameters_tgi
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:48:03 on Aug 15,2025
# vlog -reportprogress 300 "+incdir+/home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus" -sv -work presynth /home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus/newtestbench.v 
# -- Compiling module my_design_tb
# 
# Top level modules:
# 	my_design_tb
# End time: 15:48:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L polarfire -L presynth -L CORECORDIC_LIB -L COREFIR_PF_LIB -t 1ps -pli "/usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so" presynth.tb_my_design 
# Start time: 15:48:03 on Aug 15,2025
# //  ModelSim Microsemi Pro 2024.2 May 20 2024 Linux 6.8.0-65-generic
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading presynth.tb_my_design
# Loading presynth.my_design
# Loading presynth.combiner
# Loading presynth.CORECORDIC_C0
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
# Loading CORECORDIC_LIB.cordic_init_kickstart
# Loading CORECORDIC_LIB.cordic_countS
# Loading presynth.custom_axi_master
# Loading presynth.four_pr
# Loading presynth.modulator
# Loading presynth.PF_SRAM_AHBL_AXI_C0
# Loading presynth.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_COREAXI4SRAM
# Loading presynth.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF
# Loading presynth.PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM
# Loading polarfire.OR2
# Loading polarfire.CFG2
# Loading polarfire.CFG1
# Loading polarfire.RAM1K20
# Loading polarfire.RAM1K20_IP
# Loading polarfire.RAM_DLY
# Loading polarfire.ECC_PIPELINE
# Loading polarfire.OR4
# Loading polarfire.CFG4
# Loading polarfire.GND
# Loading polarfire.VCC
# Loading presynth.phase_counter
# Loading presynth.symmap
# Loading presynth.upsampler
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par
# Loading CORECORDIC_LIB.cordic_coarse_pre_rotator
# Loading CORECORDIC_LIB.cordic_kitDelay_reg
# Loading CORECORDIC_LIB.cordic_dp_bits_trans
# Loading CORECORDIC_LIB.cordic_signExt
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator
# Loading CORECORDIC_LIB.cordic_kitDelay_bit_reg
# Loading CORECORDIC_LIB.cordic_kitRoundTop
# Loading CORECORDIC_LIB.cordic_coarse_post_rotator
# Loading presynth.PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL
# Loading polarfire.SLE_Prim
# Loading CORECORDIC_LIB.cordic_par_calc
# Loading CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cROM_par
# Loading CORECORDIC_LIB.cordic_kitRndEven
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.corefir_pf_c0(rtl)
# Loading ieee.numeric_std(body)
# Loading COREFIR_PF_LIB.corefir_rtl_pack(body)
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_corefir_pf(rtl)
# Loading COREFIR_PF_LIB.enum_rtl_pack(body)
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_enum_params
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5(rtl)
# Loading COREFIR_PF_LIB.corefir_pf_c0_corefir_pf_c0_0_enumfir_coefs
# Loading COREFIR_PF_LIB.enum_fir_adv_g5(rtl)
# Loading COREFIR_PF_LIB.enum_kitdelay_bit_reg(rtl)
# Loading COREFIR_PF_LIB.enum_pad_g5(rtl)
# Loading COREFIR_PF_LIB.enum_kitdelay_reg(rtl)
# Loading COREFIR_PF_LIB.enum_row_g5(rtl)
# Loading COREFIR_PF_LIB.enum_tap_nibble(rtl)
# Loading COREFIR_PF_LIB.debug_init(rtl)
# Loading COREFIR_PF_LIB.enum_tap_undernibble_3(rtl)
# Loading COREFIR_PF_LIB.enum_tap_g5(rtl)
# Loading COREFIR_PF_LIB.macc_pa_bc_rom_wrap(rtl)
# Loading polarfire.MACC_PA_BC_ROM
# Loading polarfire.ROM16x18
# Loading polarfire.PIPE_REG_BYPASS
# Loading polarfire.MACC_IP
# Loading polarfire.OUTPUT_PMOS
# Loading polarfire.MACC_PA_COMB
# Loading COREFIR_PF_LIB.enum_kitdelay_bit_reg_attr(rtl)
# Loading COREFIR_PF_LIB.enum_dly_line_18x192(rtl)
# Loading COREFIR_PF_LIB.enum_g5_latency_adv(rtl)
# Loading COREFIR_PF_LIB.enum_kitedge(rtl)
# Loading COREFIR_PF_LIB.enum_kitcounts(rtl)
# ** Warning: (vsim-3008) [CNNODP] - Component name (combined_output) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus/newtestbench.v Line: 54
# ** Error: (vsim-3043) Unresolved reference to 'combined_output' in uut.combined_output.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus/newtestbench.v Line: 54
# ** Error (suppressible): (vsim-3389) Port 'DOUT_VALID' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design/uut File: /home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus/newtestbench.v Line: 15
# ** Error (suppressible): (vsim-3389) Port 'combined_output' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design/uut File: /home/jessica/Desktop/github__echocore_jessica/qam_16/stimulus/newtestbench.v Line: 15
# Loading polarfire.UDP_MUX2
# Loading polarfire.UDP_DFF
# Loading polarfire.UDP_DL
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL'.  Expected 50, found 49.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design/uut/PF_SRAM_AHBL_AXI_C0_0/COREAXI4SRAM_0/genblk1/U_PF_SRAM_AHBL_AXI_C0_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL File: /home/jessica/Desktop/github__echocore_jessica/qam_16/component/work/PF_SRAM_AHBL_AXI_C0/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v Line: 417
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 67
# End time: 15:49:52 on Aug 15,2025, Elapsed time: 0:01:49
# Errors: 3, Warnings: 2
