<design_size title="Design Size Report">
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Performance/Pipeline" col5="Optimizations"/>
            <rows>
                <row id="0" col0="hls_snn_izikevich" col1="snn_izhikevich_top.cpp:64" col2="2425" col3="692" col4="572" col5="628">
                    <row id="1" col0="hls_snn_initialize" col1="snn_izhikevich_top.cpp:28" col2="267" col3="83" col4="" col5="">
                        <row id="4" col0="axis_cp_network_to_mem" col1="snn_izhikevich_axi.h:7" col2="235" col3="60" col4="" col5=""/>
                    </row>
                    <row id="14" col0="hls_snn_process_step" col1="snn_izhikevich_top.cpp:48" col2="1715" col3="492" col4="" col5="">
                        <row id="2" col0="axis_cp_inputs_to_mem" col1="snn_izhikevich_axi.h:35" col2="118" col3="33" col4="" col5=""/>
                        <row id="11" col0="snn_process_step" col1="snn_izhikevich.h:220" col2="1594" col3="455" col4="" col5="">
                            <row id="7" col0="snn_update_neuron_synapses" col1="snn_izhikevich.h:15" col2="88" col3="53" col4="" col5=""/>
                            <row id="5" col0="snn_get_synaptic_conductances" col1="snn_izhikevich.h:128" col2="1503" col3="399" col4="" col5="">
                                <row id="15" col0="get_weight_line" col1="snn_izhikevich.h:98" col2="1131" col3="" col4="" col5=""/>
                                <row id="3" col0="uint32_to_float32" col1="snn_types.h:77" col2="10" col3="" col4="" col5=""/>
                                <row id="12" col0="snn_update_izikevich_equations_by_neuron" col1="snn_izhikevich.h:45" col2="91" col3="" col4="" col5=""/>
                            </row>
                        </row>
                    </row>
                    <row id="6" col0="axis_cp_output_to_stream" col1="snn_izhikevich_axi.h:61" col2="372" col3="99" col4="" col5="">
                        <row id="10" col0="float32_to_uint64" col1="snn_types.h:83" col2="14" col3="" col4="" col5=""/>
                    </row>
                    <row id="5" col0="snn_get_synaptic_conductances" col1="snn_izhikevich.h:128" col2="" col3="" col4="371" col5="388"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

