<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MVFR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">MVFR1_EL1, AArch32 Media and VFP Feature Register 1</h1><p>The MVFR1_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.</p>

      
        <p>Must be interpreted with <a href="AArch64-mvfr0_el1.html">MVFR0_EL1</a> and <a href="AArch64-mvfr2_el1.html">MVFR2_EL1</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1</span>.</p>
      <h2>Configuration</h2><p>AArch64 System register MVFR1_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-mvfr1.html">MVFR1[31:0]
            </a>.
          </p>
        <p>In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.</p>

      
        <p>In an AArch64 only implementation, this register is <span class="arm-defined-word">UNKNOWN</span>.</p>
      <h2>Attributes</h2>
            <p>MVFR1_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The MVFR1_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#SIMDFMAC_31">SIMDFMAC</a></td><td class="lr" colspan="4"><a href="#FPHP_27">FPHP</a></td><td class="lr" colspan="4"><a href="#SIMDHP_23">SIMDHP</a></td><td class="lr" colspan="4"><a href="#SIMDSP_19">SIMDSP</a></td><td class="lr" colspan="4"><a href="#SIMDInt_15">SIMDInt</a></td><td class="lr" colspan="4"><a href="#SIMDLS_11">SIMDLS</a></td><td class="lr" colspan="4"><a href="#FPDNaN_7">FPDNaN</a></td><td class="lr" colspan="4"><a href="#FPFtZ_3">FPFtZ</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="SIMDFMAC_31">SIMDFMAC, bits [31:28]
                  </h4>
          
  <p>Advanced SIMD Fused Multiply-Accumulate. Indicates whether the Advanced SIMD implementation provides fused multiply accumulate instructions. Defined values are:</p>

        <table class="valuetable"><tr><th>SIMDFMAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>
<p>The Advanced SIMD and floating-point implementations must provide the same level of support for these instructions.</p>

            <h4 id="FPHP_27">FPHP, bits [27:24]
                  </h4>
          
  <p>Floating Point Half Precision. Indicates the level of half-precision floating-point support. Defined values are:</p>

        <table class="valuetable"><tr><th>FPHP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Floating-point half-precision conversion instructions are supported for conversion between single-precision and half-precision.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>As for <span class="binarynumber">0b0001</span>, and adds instructions for conversion between double-precision and half-precision.</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>As for <span class="binarynumber">0b0010</span>, and adds support for half-precision floating-point arithmetic.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A the permitted values are:</p>
<ul>
<li><span class="binarynumber">0b0000</span> in an implementation without floating-point support.
</li><li><span class="binarynumber">0b0010</span> in an implementation with floating-point support that does not include the <span class="xref">ARMv8.2-FP16</span> extension.
</li><li><span class="binarynumber">0b0011</span> in an implementation with floating-point support that includes the <span class="xref">ARMv8.2-FP16</span> extension.
</li></ul>
<p>The level of support indicated by this field must be equivalent to the level of support indicated by the SIMDHP field, meaning the permitted values are:</p>
<table class="valuetable"><thead><tr><th>Half Precision instructions supported</th><th>FPHP</th><th>SIMDHP</th></tr></thead><tbody><tr><td>No support</td><td><span class="binarynumber">0b0000</span></td><td><span class="binarynumber">0b0000</span></td></tr><tr><td>Conversions only</td><td><span class="binarynumber">0b0010</span></td><td><span class="binarynumber">0b0001</span></td></tr><tr><td>Conversions and arithmetic</td><td><span class="binarynumber">0b0011</span></td><td><span class="binarynumber">0b0010</span></td></tr></tbody></table>

            <h4 id="SIMDHP_23">SIMDHP, bits [23:20]
                  </h4>
          
  <p>Advanced SIMD Half Precision. Indicates the level of half-precision floating-point support. Defined values are:</p>

        <table class="valuetable"><tr><th>SIMDHP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not supported.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>SIMD half-precision conversion instructions are supported for conversion between single-precision and half-precision.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>As for <span class="binarynumber">0b0001</span>, and adds support for half-precision floating-point arithmetic.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A the permitted values are:</p>
<ul>
<li><span class="binarynumber">0b0000</span> in an implementation without SIMD floating-point support.
</li><li><span class="binarynumber">0b0010</span> in an implementation with SIMD floating-point support that does not include the <span class="xref">ARMv8.2-FP16</span> extension.
</li><li><span class="binarynumber">0b0011</span> in an implementation with SIMD floating-point support that includes the <span class="xref">ARMv8.2-FP16</span> extension.
</li></ul>
<p>The level of support indicated by this field must be equivalent to the level of support indicated by the FPHP field, meaning the permitted values are:</p>
<table class="valuetable"><thead><tr><th>Half Precision instructions supported</th><th>FPHP</th><th>SIMDHP</th></tr></thead><tbody><tr><td>No support</td><td><span class="binarynumber">0b0000</span></td><td><span class="binarynumber">0b0000</span></td></tr><tr><td>Conversions only</td><td><span class="binarynumber">0b0010</span></td><td><span class="binarynumber">0b0001</span></td></tr><tr><td>Conversions and arithmetic</td><td><span class="binarynumber">0b0011</span></td><td><span class="binarynumber">0b0010</span></td></tr></tbody></table>

            <h4 id="SIMDSP_19">SIMDSP, bits [19:16]
                  </h4>
          
  <p>Advanced SIMD Single Precision. Indicates whether the Advanced SIMD and floating-point implementation provides single-precision floating-point instructions. Defined values are:</p>

        <table class="valuetable"><tr><th>SIMDSP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Implemented. This value is permitted only if the SIMDInt field is <span class="binarynumber">0b0001</span>.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

            <h4 id="SIMDInt_15">SIMDInt, bits [15:12]
                  </h4>
          
  <p>Advanced SIMD Integer. Indicates whether the Advanced SIMD and floating-point implementation provides integer instructions. Defined values are:</p>

        <table class="valuetable"><tr><th>SIMDInt</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

            <h4 id="SIMDLS_11">SIMDLS, bits [11:8]
                  </h4>
          
  <p>Advanced SIMD Load/Store. Indicates whether the Advanced SIMD and floating-point implementation provides load/store instructions. Defined values are:</p>

        <table class="valuetable"><tr><th>SIMDLS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

            <h4 id="FPDNaN_7">FPDNaN, bits [7:4]
                  </h4>
          
  <p>Default NaN mode. Indicates whether the floating-point implementation provides support only for the Default NaN mode. Defined values are:</p>

        <table class="valuetable"><tr><th>FPDNaN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented, or hardware supports only the Default NaN mode.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Hardware supports propagation of NaN values.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

            <h4 id="FPFtZ_3">FPFtZ, bits [3:0]
                  </h4>
          
  <p>Flush to Zero mode. Indicates whether the floating-point implementation provides support only for the Flush-to-Zero mode of operation. Defined values are:</p>

        <table class="valuetable"><tr><th>FPFtZ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Not implemented, or hardware supports only the Flush-to-Zero mode of operation.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Hardware supports full denormalized number arithmetic.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>In Armv8-A, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p>

            <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the MVFR1_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, MVFR1_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return MVFR1_EL1;
elsif PSTATE.EL == EL2 then
    return MVFR1_EL1;
elsif PSTATE.EL == EL3 then
    return MVFR1_EL1;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
