Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 16 17:24:29 2024
| Host         : BOOK-SIO57HHSUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Multiplier_toplevel_timing_summary_routed.rpt -pb Multiplier_toplevel_timing_summary_routed.pb -rpx Multiplier_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : Multiplier_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.364        0.000                      0                  131        0.140        0.000                      0                  131        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.364        0.000                      0                  131        0.140        0.000                      0                  131        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.271ns (29.108%)  route 3.095ns (70.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.563     9.493    register_unit/E[0]
    SLICE_X1Y80          FDRE                                         r  register_unit/A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.498    14.827    register_unit/CLK
    SLICE_X1Y80          FDRE                                         r  register_unit/A_reg[0]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.857    register_unit/A_reg[0]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.271ns (29.108%)  route 3.095ns (70.892%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.563     9.493    register_unit/E[0]
    SLICE_X1Y80          FDRE                                         r  register_unit/A_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.498    14.827    register_unit/CLK
    SLICE_X1Y80          FDRE                                         r  register_unit/A_reg[7]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X1Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.857    register_unit/A_reg[7]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.271ns (29.395%)  route 3.053ns (70.605%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.520     9.451    register_unit/E[0]
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.497    14.826    register_unit/CLK
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[4]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    14.856    register_unit/A_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.271ns (29.395%)  route 3.053ns (70.605%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.520     9.451    register_unit/E[0]
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.497    14.826    register_unit/CLK
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[5]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    14.856    register_unit/A_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.271ns (29.395%)  route 3.053ns (70.605%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.520     9.451    register_unit/E[0]
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.497    14.826    register_unit/CLK
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[2]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.169    14.892    register_unit/A_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.271ns (29.395%)  route 3.053ns (70.605%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.520     9.451    register_unit/E[0]
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.497    14.826    register_unit/CLK
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[3]/C
                         clock pessimism              0.271    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X2Y78          FDRE (Setup_fdre_C_CE)      -0.169    14.892    register_unit/A_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.271ns (29.489%)  route 3.039ns (70.511%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.507     9.437    register_unit/E[0]
    SLICE_X2Y80          FDRE                                         r  register_unit/A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.498    14.827    register_unit/CLK
    SLICE_X2Y80          FDRE                                         r  register_unit/A_reg[1]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X2Y80          FDRE (Setup_fdre_C_CE)      -0.169    14.893    register_unit/A_reg[1]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.271ns (30.230%)  route 2.933ns (69.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 f  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 f  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 r  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          1.288     8.806    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     8.930 r  control_unit/A[7]_i_1/O
                         net (fo=8, routed)           0.401     9.331    register_unit/E[0]
    SLICE_X4Y80          FDRE                                         r  register_unit/A_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.496    14.825    register_unit/CLK
    SLICE_X4Y80          FDRE                                         r  register_unit/A_reg[6]/C
                         clock pessimism              0.257    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X4Y80          FDRE (Setup_fdre_C_CE)      -0.205    14.841    register_unit/A_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/X_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.076ns (24.684%)  route 3.283ns (75.316%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.621     5.129    control_unit/CLK
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  control_unit/FSM_onehot_cur_reg[16]/Q
                         net (fo=18, routed)          1.591     7.176    register_unit/A_reg[7]_0[1]
    SLICE_X2Y80          LUT5 (Prop_lut5_I2_O)        0.124     7.300 r  register_unit/A[2]_i_2/O
                         net (fo=3, routed)           0.458     7.758    register_unit/A[2]_i_2_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.882 r  register_unit/A[4]_i_2/O
                         net (fo=3, routed)           0.442     8.325    register_unit/A[4]_i_2_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.449 f  register_unit/A[6]_i_2/O
                         net (fo=3, routed)           0.345     8.794    control_unit/X_reg_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.918 r  control_unit/X_i_3/O
                         net (fo=1, routed)           0.446     9.364    control_unit/X_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  control_unit/X_i_1/O
                         net (fo=1, routed)           0.000     9.488    register_unit/X_reg_0
    SLICE_X4Y83          FDRE                                         r  register_unit/X_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.500    14.829    register_unit/CLK
    SLICE_X4Y83          FDRE                                         r  register_unit/X_reg/C
                         clock pessimism              0.257    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.029    15.079    register_unit/X_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 control_unit/FSM_onehot_cur_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/B_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.271ns (30.556%)  route 2.889ns (69.444%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    control_unit/CLK
    SLICE_X2Y84          FDRE                                         r  control_unit/FSM_onehot_cur_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.478     5.605 r  control_unit/FSM_onehot_cur_reg[13]/Q
                         net (fo=3, routed)           0.955     6.560    control_unit/FSM_onehot_cur_reg_n_0_[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.321     6.881 r  control_unit/FSM_onehot_cur[18]_i_5/O
                         net (fo=1, routed)           0.290     7.171    control_unit/FSM_onehot_cur[18]_i_5_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.348     7.519 f  control_unit/FSM_onehot_cur[18]_i_3/O
                         net (fo=12, routed)          0.843     8.362    control_unit/FSM_onehot_cur_reg[3]_0
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.124     8.486 r  control_unit/B[7]_i_1/O
                         net (fo=16, routed)          0.801     9.286    register_unit/B_reg[7]_1[0]
    SLICE_X2Y77          FDRE                                         r  register_unit/B_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.495    14.824    register_unit/CLK
    SLICE_X2Y77          FDRE                                         r  register_unit/B_reg[2]_lopt_replica/C
                         clock pessimism              0.271    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.169    14.890    register_unit/B_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 register_unit/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.808%)  route 0.088ns (32.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.451    register_unit/CLK
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  register_unit/A_reg[4]/Q
                         net (fo=12, routed)          0.088     1.681    register_unit/Q[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.045     1.726 r  register_unit/A[3]_i_1/O
                         net (fo=1, routed)           0.000     1.726    register_unit/p_1_in[3]
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     1.965    register_unit/CLK
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[3]/C
                         clock pessimism             -0.501     1.464    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.121     1.585    register_unit/A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.457    control_unit/CLK
    SLICE_X2Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.148     1.605 r  control_unit/FSM_onehot_cur_reg[9]/Q
                         net (fo=3, routed)           0.088     1.694    control_unit/FSM_onehot_cur_reg_n_0_[9]
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.098     1.792 r  control_unit/FSM_onehot_cur[10]_i_1/O
                         net (fo=1, routed)           0.000     1.792    control_unit/FSM_onehot_cur[10]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.972    control_unit/CLK
    SLICE_X2Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[10]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.578    control_unit/FSM_onehot_cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SW_syncer[2]/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_unit/B_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.503%)  route 0.168ns (44.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.580     1.448    SW_syncer[2]/CLK
    SLICE_X2Y75          FDRE                                         r  SW_syncer[2]/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  SW_syncer[2]/Q_reg/Q
                         net (fo=4, routed)           0.168     1.780    SW_syncer[2]/SW_s[0]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.825 r  SW_syncer[2]/B[2]_i_1/O
                         net (fo=2, routed)           0.000     1.825    register_unit/B_reg[7]_2[2]
    SLICE_X2Y77          FDRE                                         r  register_unit/B_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     1.964    register_unit/CLK
    SLICE_X2Y77          FDRE                                         r  register_unit/B_reg[2]_lopt_replica/C
                         clock pessimism             -0.500     1.464    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.120     1.584    register_unit/B_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_cur_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_cur_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.457    control_unit/CLK
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  control_unit/FSM_onehot_cur_reg[16]/Q
                         net (fo=18, routed)          0.168     1.767    control_unit/FSM_onehot_cur_reg[16]_0[1]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.042     1.809 r  control_unit/FSM_onehot_cur[17]_i_1/O
                         net (fo=1, routed)           0.000     1.809    control_unit/FSM_onehot_cur[17]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.972    control_unit/CLK
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[17]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.107     1.564    control_unit/FSM_onehot_cur_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_cur_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.457    control_unit/CLK
    SLICE_X2Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  control_unit/FSM_onehot_cur_reg[8]/Q
                         net (fo=4, routed)           0.175     1.797    control_unit/FSM_onehot_cur_reg_n_0_[8]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.043     1.840 r  control_unit/FSM_onehot_cur[9]_i_1/O
                         net (fo=1, routed)           0.000     1.840    control_unit/FSM_onehot_cur[9]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.972    control_unit/CLK
    SLICE_X2Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[9]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.588    control_unit/FSM_onehot_cur_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_cur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.455    control_unit/CLK
    SLICE_X2Y82          FDRE                                         r  control_unit/FSM_onehot_cur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  control_unit/FSM_onehot_cur_reg[2]/Q
                         net (fo=2, routed)           0.175     1.795    control_unit/FSM_onehot_cur_reg_n_0_[2]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.043     1.838 r  control_unit/FSM_onehot_cur[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    control_unit/FSM_onehot_cur[3]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  control_unit/FSM_onehot_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.969    control_unit/CLK
    SLICE_X2Y82          FDRE                                         r  control_unit/FSM_onehot_cur_reg[3]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.586    control_unit/FSM_onehot_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_cur_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_cur_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.457    control_unit/CLK
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     1.585 r  control_unit/FSM_onehot_cur_reg[17]/Q
                         net (fo=2, routed)           0.135     1.721    control_unit/FSM_onehot_cur_reg_n_0_[17]
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.972    control_unit/CLK
    SLICE_X3Y85          FDRE                                         r  control_unit/FSM_onehot_cur_reg[18]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.012     1.469    control_unit/FSM_onehot_cur_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_a/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_a/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.455    hex_a/CLK
    SLICE_X3Y82          FDRE                                         r  hex_a/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  hex_a/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.705    hex_a/counter_reg_n_0_[11]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  hex_a/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    hex_a/counter_reg[8]_i_1_n_4
    SLICE_X3Y82          FDRE                                         r  hex_a/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     1.969    hex_a/CLK
    SLICE_X3Y82          FDRE                                         r  hex_a/counter_reg[11]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.560    hex_a/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_a/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_a/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.453    hex_a/CLK
    SLICE_X3Y80          FDRE                                         r  hex_a/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  hex_a/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.703    hex_a/counter_reg_n_0_[3]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  hex_a/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    hex_a/counter_reg[0]_i_1_n_4
    SLICE_X3Y80          FDRE                                         r  hex_a/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.853     1.967    hex_a/CLK
    SLICE_X3Y80          FDRE                                         r  hex_a/counter_reg[3]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.558    hex_a/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hex_a/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_a/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.454    hex_a/CLK
    SLICE_X3Y81          FDRE                                         r  hex_a/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  hex_a/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.704    hex_a/counter_reg_n_0_[7]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  hex_a/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    hex_a/counter_reg[4]_i_1_n_4
    SLICE_X3Y81          FDRE                                         r  hex_a/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.968    hex_a/CLK
    SLICE_X3Y81          FDRE                                         r  hex_a/counter_reg[7]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.559    hex_a/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79    SW_syncer[0]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79    SW_syncer[1]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    SW_syncer[2]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    SW_syncer[3]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75    SW_syncer[4]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y75    SW_syncer[5]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77    SW_syncer[6]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80    SW_syncer[7]/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y83    btn_syncer[0]/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[0]/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[0]/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[1]/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[1]/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[2]/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[2]/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[3]/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[3]/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75    SW_syncer[4]/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75    SW_syncer[4]/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[0]/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[0]/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[1]/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79    SW_syncer[1]/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[2]/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[2]/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[3]/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    SW_syncer[3]/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75    SW_syncer[4]/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75    SW_syncer[4]/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_unit/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.355ns  (logic 4.223ns (40.778%)  route 6.133ns (59.222%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612     5.120    register_unit/CLK
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  register_unit/A_reg[4]/Q
                         net (fo=12, routed)          1.104     6.680    register_unit/Q[4]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.153     6.833 r  register_unit/hex_seg_a_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.248     8.080    register_unit/hex_seg_a_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.327     8.407 r  register_unit/hex_seg_a_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.407    register_unit/hex_seg_a_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     8.619 r  register_unit/hex_seg_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.781    12.401    hex_seg_a_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.075    15.475 r  hex_seg_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.475    hex_seg_a[0]
    E6                                                                r  hex_seg_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.251ns  (logic 4.302ns (41.969%)  route 5.949ns (58.031%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612     5.120    register_unit/CLK
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.638 r  register_unit/A_reg[2]/Q
                         net (fo=12, routed)          1.152     6.790    register_unit/Q[2]
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.152     6.942 r  register_unit/hex_seg_a_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.076     8.017    register_unit/hex_seg_a_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.326     8.343 r  register_unit/hex_seg_a_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.343    register_unit/hex_seg_a_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.560 r  register_unit/hex_seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.721    12.282    hex_seg_a_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.089    15.371 r  hex_seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.371    hex_seg_a[6]
    C4                                                                r  hex_seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 4.303ns (43.665%)  route 5.552ns (56.335%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.612     5.120    register_unit/CLK
    SLICE_X2Y78          FDRE                                         r  register_unit/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.638 r  register_unit/A_reg[2]/Q
                         net (fo=12, routed)          1.165     6.803    register_unit/Q[2]
    SLICE_X2Y81          LUT4 (Prop_lut4_I1_O)        0.153     6.956 r  register_unit/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.964     7.919    register_unit/hex_seg_a_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.331     8.250 r  register_unit/hex_seg_a_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.250    register_unit/hex_seg_a_OBUF[2]_inst_i_3_n_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     8.467 r  register_unit/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.423    11.890    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.084    14.975 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.975    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.815ns  (logic 3.671ns (37.398%)  route 6.145ns (62.602%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.618     5.126    register_unit/CLK
    SLICE_X2Y83          FDRE                                         r  register_unit/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  register_unit/B_reg[1]/Q
                         net (fo=22, routed)          1.915     7.559    register_unit/B_reg[7]_0[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.683 r  register_unit/hex_seg_a_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.502     8.184    register_unit/hex_seg_a_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.124     8.308 r  register_unit/hex_seg_a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.728    12.036    hex_seg_a_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    14.941 r  hex_seg_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.941    hex_seg_a[5]
    D6                                                                r  hex_seg_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 3.706ns (38.125%)  route 6.015ns (61.875%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    hex_a/CLK
    SLICE_X3Y84          FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex_a/counter_reg[16]/Q
                         net (fo=25, routed)          2.067     7.650    hex_a/p_0_in[1]
    SLICE_X8Y79          LUT2 (Prop_lut2_I0_O)        0.146     7.796 r  hex_a/hex_grid_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.948    11.744    hex_grid_a_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.104    14.849 r  hex_grid_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.849    hex_grid_a[1]
    H6                                                                r  hex_grid_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 3.884ns (40.051%)  route 5.814ns (59.949%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    hex_a/CLK
    SLICE_X3Y84          FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex_a/counter_reg[16]/Q
                         net (fo=25, routed)          2.275     7.858    register_unit/p_0_in[1]
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.982 r  register_unit/hex_seg_a_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.982    register_unit/hex_seg_a_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y81          MUXF7 (Prop_muxf7_I1_O)      0.214     8.196 r  register_unit/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.539    11.735    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.090    14.825 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.825    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.679ns  (logic 3.674ns (37.954%)  route 6.006ns (62.046%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.618     5.126    register_unit/CLK
    SLICE_X2Y83          FDRE                                         r  register_unit/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  register_unit/B_reg[1]/Q
                         net (fo=22, routed)          1.801     7.444    register_unit/B_reg[7]_0[1]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.568 r  register_unit/hex_seg_a_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.823     8.391    register_unit/hex_seg_a_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.124     8.515 r  register_unit/hex_seg_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.382    11.897    hex_seg_a_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.805 r  hex_seg_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.805    hex_seg_a[3]
    C5                                                                r  hex_seg_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 3.682ns (38.446%)  route 5.894ns (61.553%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.618     5.126    register_unit/CLK
    SLICE_X2Y83          FDRE                                         r  register_unit/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  register_unit/B_reg[1]/Q
                         net (fo=22, routed)          1.396     7.039    register_unit/B_reg[7]_0[1]
    SLICE_X1Y81          LUT6 (Prop_lut6_I4_O)        0.124     7.163 r  register_unit/hex_seg_a_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.873     8.036    register_unit/hex_seg_a_OBUF[4]_inst_i_4_n_0
    SLICE_X0Y81          LUT4 (Prop_lut4_I2_O)        0.124     8.160 r  register_unit/hex_seg_a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.626    11.786    hex_seg_a_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.702 r  hex_seg_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.702    hex_seg_a[4]
    D7                                                                r  hex_seg_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 3.487ns (36.578%)  route 6.046ns (63.422%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    hex_a/CLK
    SLICE_X3Y84          FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  hex_a/counter_reg[16]/Q
                         net (fo=25, routed)          2.067     7.650    hex_a/p_0_in[1]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124     7.774 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.979    11.753    hex_grid_a_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    14.660 r  hex_grid_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.660    hex_grid_a[0]
    G6                                                                r  hex_grid_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 3.722ns (40.009%)  route 5.581ns (59.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.619     5.127    hex_a/CLK
    SLICE_X3Y84          FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.583 f  hex_a/counter_reg[16]/Q
                         net (fo=25, routed)          2.350     7.933    hex_a/p_0_in[1]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.146     8.079 r  hex_a/hex_grid_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.231    11.310    hex_grid_a_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.120    14.431 r  hex_grid_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.431    hex_grid_a[3]
    B3                                                                r  hex_grid_a[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_unit/B_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.335ns (80.395%)  route 0.326ns (19.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.451    register_unit/CLK
    SLICE_X2Y77          FDRE                                         r  register_unit/B_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  register_unit/B_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.941    lopt_2
    D14                  OBUF (Prop_obuf_I_O)         1.171     3.112 r  Bval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.112    Bval[2]
    D14                                                               r  Bval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.332ns (79.300%)  route 0.348ns (20.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.456    register_unit/CLK
    SLICE_X2Y83          FDRE                                         r  register_unit/B_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  register_unit/B_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.348     1.968    lopt_1
    C14                  OBUF (Prop_obuf_I_O)         1.168     3.136 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.136    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.337ns (79.498%)  route 0.345ns (20.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.456    register_unit/CLK
    SLICE_X2Y83          FDRE                                         r  register_unit/B_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.620 r  register_unit/B_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.345     1.965    lopt
    C13                  OBUF (Prop_obuf_I_O)         1.173     3.139 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.139    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.365ns (80.740%)  route 0.326ns (19.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.454    register_unit/CLK
    SLICE_X2Y81          FDRE                                         r  register_unit/B_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  register_unit/B_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.944    lopt_4
    D16                  OBUF (Prop_obuf_I_O)         1.201     3.145 r  Bval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.145    Bval[4]
    D16                                                               r  Bval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.324ns (78.028%)  route 0.373ns (21.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.451    register_unit/CLK
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  register_unit/A_reg[4]/Q
                         net (fo=12, routed)          0.373     1.965    Aval_OBUF[4]
    C18                  OBUF (Prop_obuf_I_O)         1.183     3.149 r  Aval_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.149    Aval[4]
    C18                                                               r  Aval[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.349ns (78.200%)  route 0.376ns (21.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.584     1.452    register_unit/CLK
    SLICE_X2Y79          FDRE                                         r  register_unit/B_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  register_unit/B_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.376     1.993    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.185     3.178 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.178    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.343ns (77.112%)  route 0.398ns (22.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.451    register_unit/CLK
    SLICE_X2Y77          FDRE                                         r  register_unit/B_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  register_unit/B_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.398     2.014    lopt_3
    D15                  OBUF (Prop_obuf_I_O)         1.179     3.192 r  Bval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.192    Bval[3]
    D15                                                               r  Bval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/B_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.364ns (78.378%)  route 0.376ns (21.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.586     1.454    register_unit/CLK
    SLICE_X2Y81          FDRE                                         r  register_unit/B_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  register_unit/B_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.376     1.995    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.200     3.194 r  Bval_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.194    Bval[7]
    D17                                                               r  Bval[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.362ns (77.542%)  route 0.394ns (22.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.453    register_unit/CLK
    SLICE_X2Y80          FDRE                                         r  register_unit/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.617 r  register_unit/A_reg[1]/Q
                         net (fo=11, routed)          0.394     2.012    Aval_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.198     3.210 r  Aval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.210    Aval[1]
    B18                                                               r  Aval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_unit/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.319ns (72.791%)  route 0.493ns (27.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.583     1.451    register_unit/CLK
    SLICE_X3Y78          FDRE                                         r  register_unit/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  register_unit/A_reg[5]/Q
                         net (fo=11, routed)          0.493     2.085    Aval_OBUF[5]
    D18                  OBUF (Prop_obuf_I_O)         1.178     3.263 r  Aval_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.263    Aval[5]
    D18                                                               r  Aval[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            btn_syncer[0]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 1.322ns (27.649%)  route 3.458ns (72.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  Run_IBUF_inst/O
                         net (fo=1, routed)           3.458     4.780    btn_syncer[0]/Run_IBUF
    SLICE_X8Y83          FDRE                                         r  btn_syncer[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.433     4.762    btn_syncer[0]/CLK
    SLICE_X8Y83          FDRE                                         r  btn_syncer[0]/Q_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SW_syncer[2]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.586ns  (logic 1.328ns (28.955%)  route 3.258ns (71.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           3.258     4.586    SW_syncer[2]/SW_IBUF[0]
    SLICE_X2Y75          FDRE                                         r  SW_syncer[2]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.492     4.821    SW_syncer[2]/CLK
    SLICE_X2Y75          FDRE                                         r  SW_syncer[2]/Q_reg/C

Slack:                    inf
  Source:                 RLC
                            (input port)
  Destination:            btn_syncer[1]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.580ns  (logic 1.316ns (28.744%)  route 3.264ns (71.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  RLC (IN)
                         net (fo=0)                   0.000     0.000    RLC
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  RLC_IBUF_inst/O
                         net (fo=1, routed)           3.264     4.580    btn_syncer[1]/RLC_IBUF
    SLICE_X6Y77          FDRE                                         r  btn_syncer[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.493     4.822    btn_syncer[1]/CLK
    SLICE_X6Y77          FDRE                                         r  btn_syncer[1]/Q_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SW_syncer[5]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.349ns (30.316%)  route 3.102ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           3.102     4.451    SW_syncer[5]/SW_IBUF[0]
    SLICE_X3Y75          FDRE                                         r  SW_syncer[5]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.492     4.821    SW_syncer[5]/CLK
    SLICE_X3Y75          FDRE                                         r  SW_syncer[5]/Q_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SW_syncer[0]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 1.325ns (29.887%)  route 3.109ns (70.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           3.109     4.435    SW_syncer[0]/SW_IBUF[0]
    SLICE_X8Y79          FDRE                                         r  SW_syncer[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.429     4.758    SW_syncer[0]/CLK
    SLICE_X8Y79          FDRE                                         r  SW_syncer[0]/Q_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SW_syncer[7]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 1.336ns (31.320%)  route 2.930ns (68.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.930     4.266    SW_syncer[7]/SW_IBUF[0]
    SLICE_X3Y80          FDRE                                         r  SW_syncer[7]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.498     4.827    SW_syncer[7]/CLK
    SLICE_X3Y80          FDRE                                         r  SW_syncer[7]/Q_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SW_syncer[3]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.222ns  (logic 1.350ns (31.978%)  route 2.872ns (68.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.872     4.222    SW_syncer[3]/SW_IBUF[0]
    SLICE_X2Y75          FDRE                                         r  SW_syncer[3]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.492     4.821    SW_syncer[3]/CLK
    SLICE_X2Y75          FDRE                                         r  SW_syncer[3]/Q_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            SW_syncer[6]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.326ns (31.656%)  route 2.862ns (68.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.862     4.187    SW_syncer[6]/SW_IBUF[0]
    SLICE_X6Y77          FDRE                                         r  SW_syncer[6]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.493     4.822    SW_syncer[6]/CLK
    SLICE_X6Y77          FDRE                                         r  SW_syncer[6]/Q_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SW_syncer[4]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.325ns (31.783%)  route 2.843ns (68.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.843     4.168    SW_syncer[4]/SW_IBUF[0]
    SLICE_X4Y75          FDRE                                         r  SW_syncer[4]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.490     4.819    SW_syncer[4]/CLK
    SLICE_X4Y75          FDRE                                         r  SW_syncer[4]/Q_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SW_syncer[1]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.125ns  (logic 1.327ns (32.171%)  route 2.798ns (67.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           2.798     4.125    SW_syncer[1]/SW_IBUF[0]
    SLICE_X8Y79          FDRE                                         r  SW_syncer[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.429     4.758    SW_syncer[1]/CLK
    SLICE_X8Y79          FDRE                                         r  SW_syncer[1]/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SW_syncer[1]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.404ns (24.560%)  route 1.241ns (75.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.241     1.645    SW_syncer[1]/SW_IBUF[0]
    SLICE_X8Y79          FDRE                                         r  SW_syncer[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.822     1.936    SW_syncer[1]/CLK
    SLICE_X8Y79          FDRE                                         r  SW_syncer[1]/Q_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SW_syncer[4]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.402ns (23.782%)  route 1.287ns (76.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.287     1.689    SW_syncer[4]/SW_IBUF[0]
    SLICE_X4Y75          FDRE                                         r  SW_syncer[4]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.845     1.959    SW_syncer[4]/CLK
    SLICE_X4Y75          FDRE                                         r  SW_syncer[4]/Q_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            SW_syncer[6]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.403ns (23.563%)  route 1.306ns (76.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.306     1.708    SW_syncer[6]/SW_IBUF[0]
    SLICE_X6Y77          FDRE                                         r  SW_syncer[6]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.849     1.962    SW_syncer[6]/CLK
    SLICE_X6Y77          FDRE                                         r  SW_syncer[6]/Q_reg/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SW_syncer[7]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.413ns (23.958%)  route 1.311ns (76.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.311     1.724    SW_syncer[7]/SW_IBUF[0]
    SLICE_X3Y80          FDRE                                         r  SW_syncer[7]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.853     1.967    SW_syncer[7]/CLK
    SLICE_X3Y80          FDRE                                         r  SW_syncer[7]/Q_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SW_syncer[3]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.427ns (24.396%)  route 1.323ns (75.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.323     1.750    SW_syncer[3]/SW_IBUF[0]
    SLICE_X2Y75          FDRE                                         r  SW_syncer[3]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.847     1.961    SW_syncer[3]/CLK
    SLICE_X2Y75          FDRE                                         r  SW_syncer[3]/Q_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SW_syncer[0]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.402ns (22.211%)  route 1.409ns (77.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.409     1.812    SW_syncer[0]/SW_IBUF[0]
    SLICE_X8Y79          FDRE                                         r  SW_syncer[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.822     1.936    SW_syncer[0]/CLK
    SLICE_X8Y79          FDRE                                         r  SW_syncer[0]/Q_reg/C

Slack:                    inf
  Source:                 RLC
                            (input port)
  Destination:            btn_syncer[1]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.394ns (20.956%)  route 1.485ns (79.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  RLC (IN)
                         net (fo=0)                   0.000     0.000    RLC
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  RLC_IBUF_inst/O
                         net (fo=1, routed)           1.485     1.878    btn_syncer[1]/RLC_IBUF
    SLICE_X6Y77          FDRE                                         r  btn_syncer[1]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.849     1.962    btn_syncer[1]/CLK
    SLICE_X6Y77          FDRE                                         r  btn_syncer[1]/Q_reg/C

Slack:                    inf
  Source:                 Run
                            (input port)
  Destination:            btn_syncer[0]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.399ns (20.401%)  route 1.555ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  Run (IN)
                         net (fo=0)                   0.000     0.000    Run
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  Run_IBUF_inst/O
                         net (fo=1, routed)           1.555     1.954    btn_syncer[0]/Run_IBUF
    SLICE_X8Y83          FDRE                                         r  btn_syncer[0]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.826     1.940    btn_syncer[0]/CLK
    SLICE_X8Y83          FDRE                                         r  btn_syncer[0]/Q_reg/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SW_syncer[2]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.405ns (20.507%)  route 1.569ns (79.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.569     1.974    SW_syncer[2]/SW_IBUF[0]
    SLICE_X2Y75          FDRE                                         r  SW_syncer[2]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.847     1.961    SW_syncer[2]/CLK
    SLICE_X2Y75          FDRE                                         r  SW_syncer[2]/Q_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SW_syncer[5]/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.989ns  (logic 0.426ns (21.427%)  route 1.563ns (78.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.563     1.989    SW_syncer[5]/SW_IBUF[0]
    SLICE_X3Y75          FDRE                                         r  SW_syncer[5]/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.847     1.961    SW_syncer[5]/CLK
    SLICE_X3Y75          FDRE                                         r  SW_syncer[5]/Q_reg/C





