(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "Controller_Dual_SPI")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "Controller_Dual_SPI")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[6\]/CLK  Controller_Headstage_1/state\[6\]/Q  Controller_Headstage_1/state_RNI9Q7N\[3\]/B  Controller_Headstage_1/state_RNI9Q7N\[3\]/Y  Controller_Headstage_1/state_RNI5T7I1\[9\]/C  Controller_Headstage_1/state_RNI5T7I1\[9\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/C  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[24\]/CLK  Controller_Headstage_1/state\[24\]/Q  Controller_Headstage_1/state_RNI97QU\[21\]/B  Controller_Headstage_1/state_RNI97QU\[21\]/Y  Controller_Headstage_1/state_RNINIJT1\[19\]/C  Controller_Headstage_1/state_RNINIJT1\[19\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/B  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[26\]/CLK  Controller_Headstage_1/state\[26\]/Q  Controller_Headstage_1/state_RNIDBQU\[23\]/B  Controller_Headstage_1/state_RNIDBQU\[23\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/B  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[13\]/CLK  Controller_Headstage_1/state\[13\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/A  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[3\]/CLK  Controller_Headstage_1/state\[3\]/Q  Controller_Headstage_1/state_RNI9Q7N\[3\]/A  Controller_Headstage_1/state_RNI9Q7N\[3\]/Y  Controller_Headstage_1/state_RNI5T7I1\[9\]/C  Controller_Headstage_1/state_RNI5T7I1\[9\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/C  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[21\]/CLK  Controller_Headstage_1/state\[21\]/Q  Controller_Headstage_1/state_RNI97QU\[21\]/A  Controller_Headstage_1/state_RNI97QU\[21\]/Y  Controller_Headstage_1/state_RNINIJT1\[19\]/C  Controller_Headstage_1/state_RNINIJT1\[19\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/B  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[23\]/CLK  Controller_Headstage_1/state\[23\]/Q  Controller_Headstage_1/state_RNIDBQU\[23\]/A  Controller_Headstage_1/state_RNIDBQU\[23\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/B  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[14\]/CLK  Controller_Headstage_1/state\[14\]/Q  Controller_Headstage_1/state_RNI73OU\[11\]/B  Controller_Headstage_1/state_RNI73OU\[11\]/Y  Controller_Headstage_1/state_RNIHAHT1\[17\]/C  Controller_Headstage_1/state_RNIHAHT1\[17\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/C  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[28\]/CLK  Controller_Headstage_1/state\[28\]/Q  Controller_Headstage_1/state_RNIHFQU\[25\]/B  Controller_Headstage_1/state_RNIHFQU\[25\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/A  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[30\]/CLK  Controller_Headstage_1/state\[30\]/Q  Controller_Headstage_1/state_RNICBRU\[27\]/B  Controller_Headstage_1/state_RNICBRU\[27\]/Y  Controller_Headstage_1/state_RNII23M1\[2\]/C  Controller_Headstage_1/state_RNII23M1\[2\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/A  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/B  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[11\]/CLK  Controller_Headstage_1/state\[11\]/Q  Controller_Headstage_1/state_RNI73OU\[11\]/A  Controller_Headstage_1/state_RNI73OU\[11\]/Y  Controller_Headstage_1/state_RNIHAHT1\[17\]/C  Controller_Headstage_1/state_RNIHAHT1\[17\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/C  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[25\]/CLK  Controller_Headstage_1/state\[25\]/Q  Controller_Headstage_1/state_RNIHFQU\[25\]/A  Controller_Headstage_1/state_RNIHFQU\[25\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/A  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[27\]/CLK  Controller_Headstage_1/state\[27\]/Q  Controller_Headstage_1/state_RNICBRU\[27\]/A  Controller_Headstage_1/state_RNICBRU\[27\]/Y  Controller_Headstage_1/state_RNII23M1\[2\]/C  Controller_Headstage_1/state_RNII23M1\[2\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/A  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[9\]/CLK  Controller_Headstage_1/state\[9\]/Q  Controller_Headstage_1/state_RNI5T7I1\[9\]/B  Controller_Headstage_1/state_RNI5T7I1\[9\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/C  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[19\]/CLK  Controller_Headstage_1/state\[19\]/Q  Controller_Headstage_1/state_RNINIJT1\[19\]/B  Controller_Headstage_1/state_RNINIJT1\[19\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/B  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[31\]/CLK  Controller_Headstage_1/state\[31\]/Q  Controller_Headstage_1/state_RNIFERU\[29\]/B  Controller_Headstage_1/state_RNIFERU\[29\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/B  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[2\]/CLK  Controller_Headstage_1/state\[2\]/Q  Controller_Headstage_1/state_RNII23M1\[2\]/B  Controller_Headstage_1/state_RNII23M1\[2\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/A  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[12\]/CLK  Controller_Headstage_1/state\[12\]/Q  Controller_Headstage_1/state_RNI5T7I1\[9\]/A  Controller_Headstage_1/state_RNI5T7I1\[9\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/C  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[17\]/CLK  Controller_Headstage_1/state\[17\]/Q  Controller_Headstage_1/state_RNIHAHT1\[17\]/B  Controller_Headstage_1/state_RNIHAHT1\[17\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/C  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[22\]/CLK  Controller_Headstage_1/state\[22\]/Q  Controller_Headstage_1/state_RNINIJT1\[19\]/A  Controller_Headstage_1/state_RNINIJT1\[19\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/B  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[29\]/CLK  Controller_Headstage_1/state\[29\]/Q  Controller_Headstage_1/state_RNIFERU\[29\]/A  Controller_Headstage_1/state_RNIFERU\[29\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/B  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[8\]/CLK  Controller_Headstage_1/state\[8\]/Q  Controller_Headstage_1/state_RNIDU7N\[5\]/B  Controller_Headstage_1/state_RNIDU7N\[5\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/B  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[10\]/CLK  Controller_Headstage_1/state\[10\]/Q  Controller_Headstage_1/state_RNIOUVQ\[7\]/B  Controller_Headstage_1/state_RNIOUVQ\[7\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/A  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNO\[1\]/A  Controller_Headstage_1/state_RNO\[1\]/Y  Controller_Headstage_1/state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[4\]/CLK  Controller_Headstage_1/state\[4\]/Q  Controller_Headstage_1/state_RNII23M1\[2\]/A  Controller_Headstage_1/state_RNII23M1\[2\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/A  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[20\]/CLK  Controller_Headstage_1/state\[20\]/Q  Controller_Headstage_1/state_RNIHAHT1\[17\]/A  Controller_Headstage_1/state_RNIHAHT1\[17\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/C  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[5\]/CLK  Controller_Headstage_1/state\[5\]/Q  Controller_Headstage_1/state_RNIDU7N\[5\]/A  Controller_Headstage_1/state_RNIDU7N\[5\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/B  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[7\]/CLK  Controller_Headstage_1/state\[7\]/Q  Controller_Headstage_1/state_RNIOUVQ\[7\]/A  Controller_Headstage_1/state_RNIOUVQ\[7\]/Y  Controller_Headstage_1/state_RNICA3C3\[7\]/A  Controller_Headstage_1/state_RNICA3C3\[7\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/B  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[18\]/CLK  Controller_Headstage_1/state\[18\]/Q  Controller_Headstage_1/state_RNIFBOU\[15\]/B  Controller_Headstage_1/state_RNIFBOU\[15\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/A  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[15\]/CLK  Controller_Headstage_1/state\[15\]/Q  Controller_Headstage_1/state_RNIFBOU\[15\]/A  Controller_Headstage_1/state_RNIFBOU\[15\]/Y  Controller_Headstage_1/state_RNIDKHJ3\[5\]/A  Controller_Headstage_1/state_RNIDKHJ3\[5\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/A  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E_0\[0\]/B  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_40/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_40/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_39/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_39/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIBVIND\[2\]/A  Controller_Headstage_1/state_RNIBVIND\[2\]/Y  Controller_Headstage_1/state_RNO\[0\]/B  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_38/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_38/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI5SAK\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI5SAK\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIPTL9E\[1\]/B  Controller_Headstage_1/state_RNIPTL9E\[1\]/Y  Controller_Headstage_1/state_RNI56MGS\[0\]/B  Controller_Headstage_1/state_RNI56MGS\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI5SAK\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI5SAK\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIETHD\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIETHD\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI5SAK\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI5SAK\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state_RNIB7OU\[13\]/B  Controller_Headstage_1/state_RNIB7OU\[13\]/Y  Controller_Headstage_1/state_RNI92DS2\[13\]/C  Controller_Headstage_1/state_RNI92DS2\[13\]/Y  Controller_Headstage_1/state_RNIIN3G6\[2\]/C  Controller_Headstage_1/state_RNIIN3G6\[2\]/Y  Controller_Headstage_1/state_RNIBMOFD\[2\]/C  Controller_Headstage_1/state_RNIBMOFD\[2\]/Y  Controller_Headstage_1/state_RNIC807E\[0\]/C  Controller_Headstage_1/state_RNIC807E\[0\]/Y  Controller_Headstage_1/state_RNI56MGS\[0\]/A  Controller_Headstage_1/state_RNI56MGS\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[0\]/CLK  Controller_Headstage_1/counter\[0\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/A  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNIUNKG/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNIUNKG/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIETHD\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIETHD\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_37/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_37/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_37/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_37/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[3\]/CLK  Controller_Headstage_1/counter\[3\]/Q  Controller_Headstage_1/counter_RNIAL3H\[9\]/B  Controller_Headstage_1/counter_RNIAL3H\[9\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/B  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNIUNKG/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNIUNKG/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_25/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_25/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[5\]/CLK  Controller_Headstage_1/counter\[5\]/Q  Controller_Headstage_1/counter_RNI7I3H\[4\]/B  Controller_Headstage_1/counter_RNI7I3H\[4\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/A  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[12\]/A  Controller_Headstage_1/counter_RNO\[12\]/Y  Controller_Headstage_1/counter\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[27\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[26\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_26/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_26/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/counter_RNICN3H\[8\]/B  Controller_Headstage_1/counter_RNICN3H\[8\]/Y  Controller_Headstage_1/counter_RNIJ9721\[2\]/C  Controller_Headstage_1/counter_RNIJ9721\[2\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/A  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_36/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_36/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIJM951/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIJM951/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_34/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_34/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_35/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_35/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_32/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_32/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_31/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_31/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_33/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_33/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_30/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_30/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_21/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_21/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_29/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_29/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_20/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_20/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_19/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_19/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_18/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_18/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNIUNKG/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNIUNKG/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[4\]/CLK  Controller_Headstage_1/counter\[4\]/Q  Controller_Headstage_1/counter_RNI7I3H\[4\]/A  Controller_Headstage_1/counter_RNI7I3H\[4\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/A  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_23/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_23/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[8\]/CLK  Controller_Headstage_1/counter\[8\]/Q  Controller_Headstage_1/counter_RNICN3H\[8\]/A  Controller_Headstage_1/counter_RNICN3H\[8\]/Y  Controller_Headstage_1/counter_RNIJ9721\[2\]/C  Controller_Headstage_1/counter_RNIJ9721\[2\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/A  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_27/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_27/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_22/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_22/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/C  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNILGOA1\[4\]/B  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNIU4SR1\[6\]/B  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNI97MN\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_26/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_26/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/C  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[15\]/B  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[0\]/CLK  Controller_Headstage_1/counter\[0\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/B  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNILGOA1\[4\]/B  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNIU4SR1\[6\]/B  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI4VRS1\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI4VRS1\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_25/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_25/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/EMPTY  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE_RNO/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/REN  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[9\]/CLK  Controller_Headstage_1/counter\[9\]/Q  Controller_Headstage_1/counter_RNIAL3H\[9\]/A  Controller_Headstage_1/counter_RNIAL3H\[9\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/B  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_22/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_22/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIJM951/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIJM951/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNO/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/A  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNILGOA1\[4\]/B  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNIU4SR1\[6\]/B  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_2\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_2\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/EMPTY  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE_RNO/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_ESTOP_GATE/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/REN  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_15/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_14/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_13/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_11/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_22/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_22/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_12/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_10/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_9/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI79DS2\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_8/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/C  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNILGOA1\[4\]/B  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNIU4SR1\[6\]/B  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[7\]/A  Controller_Headstage_1/counter_RNO\[7\]/Y  Controller_Headstage_1/counter\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/EMPTY  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI3F8V/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI3F8V/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/A  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/C  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[14\]/A  Controller_Headstage_1/counter_RNO\[14\]/Y  Controller_Headstage_1/counter\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_8/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_8/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[11\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[11\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_40/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_40/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/B  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNO\[11\]/A  Controller_Headstage_1/counter_RNO\[11\]/Y  Controller_Headstage_1/counter\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[27\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[27\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_40/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_40/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_39/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_39/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[19\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[19\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_39/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_39/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_28/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_23/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_23/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/counter_RNICN3H\[8\]/B  Controller_Headstage_1/counter_RNICN3H\[8\]/Y  Controller_Headstage_1/counter_RNIJ9721\[2\]/C  Controller_Headstage_1/counter_RNIJ9721\[2\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/A  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[15\]/B  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[0\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[7\]/CLK  Controller_Headstage_1/counter\[7\]/Q  Controller_Headstage_1/counter_RNIJ9721\[2\]/B  Controller_Headstage_1/counter_RNIJ9721\[2\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/A  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/EMPTY  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI3F8V/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI3F8V/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/A  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[7\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[7\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_38/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_38/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[23\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[23\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_38/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_38/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_24/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI8ROG1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_2\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_2\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIJM951\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIJM951\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI2KNA2\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI2KNA2\[0\]/Y  Controller_Headstage_1/state_RNO_0\[0\]/B  Controller_Headstage_1/state_RNO_0\[0\]/Y  Controller_Headstage_1/state_RNO\[0\]/C  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[0\]/CLK  Controller_Headstage_1/state\[0\]/Q  Controller_Headstage_1/state_RNIC807E_0\[0\]/C  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_3/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIJ9721\[2\]/A  Controller_Headstage_1/counter_RNIJ9721\[2\]/Y  Controller_Headstage_1/counter_RNI3LNV2\[10\]/A  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIH9QF\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIH9QF\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[3\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIQFEF1\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNI4NMA3\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[25\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[30\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[29\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[28\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[24\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[22\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[21\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[20\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[19\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/C  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/C  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNILGOA1\[4\]/B  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNO\[6\]/B  Controller_Headstage_1/counter_RNO\[6\]/Y  Controller_Headstage_1/counter\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI2KNA2\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI2KNA2\[0\]/Y  Controller_Headstage_1/state_RNO_0\[0\]/B  Controller_Headstage_1/state_RNO_0\[0\]/Y  Controller_Headstage_1/state_RNO\[0\]/C  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNIN9771\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/B  Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[25\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/B  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNILPVE/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNILPVE/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/S  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIOSHI1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/C  Controller_Headstage_1/int_STM32_TX_DV_RNI9N4J2/Y  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G_0\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/C  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/C  Controller_Headstage_1/counter_RNIGHAJ1\[4\]/Y  Controller_Headstage_1/counter_RNO\[10\]/B  Controller_Headstage_1/counter_RNO\[10\]/Y  Controller_Headstage_1/counter\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[10\]/CLK  Controller_Headstage_1/counter\[10\]/Q  Controller_Headstage_1/counter_RNI1LBK\[10\]/B  Controller_Headstage_1/counter_RNI1LBK\[10\]/Y  Controller_Headstage_1/counter_RNI6EN81\[13\]/C  Controller_Headstage_1/counter_RNI6EN81\[13\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/B  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[15\]/B  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[1\]/CLK  Controller_Headstage_1/state\[1\]/Q  Controller_Headstage_1/state_RNIC807E_0\[0\]/A  Controller_Headstage_1/state_RNIC807E_0\[0\]/Y  Controller_Headstage_1/counter_RNO\[0\]/B  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIH9QF\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIH9QF\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_3/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[11\]/CLK  Controller_Headstage_1/counter\[11\]/Q  Controller_Headstage_1/counter_RNI1LBK\[10\]/A  Controller_Headstage_1/counter_RNI1LBK\[10\]/Y  Controller_Headstage_1/counter_RNI6EN81\[13\]/C  Controller_Headstage_1/counter_RNI6EN81\[13\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/B  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[15\]/B  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/C  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIJM951\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIJM951\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIJM951/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIJM951/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIOSN13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G_0\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/C  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_8/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_8/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[3\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[2\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[0\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_1\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIH9QF\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIH9QF\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI4VRS1\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI4VRS1\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNI2T4E2\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[11\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[7\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[8\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[8\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[9\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[9\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[10\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[10\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[5\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[4\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[6\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[6\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNISIAK\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[4\]/CLK  Controller_Headstage_1/counter\[4\]/Q  Controller_Headstage_1/counter_RNILGOA1\[4\]/C  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNIU4SR1\[6\]/B  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_2\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_1\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/C  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNILGOA1\[4\]/B  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNO\[5\]/A  Controller_Headstage_1/counter_RNO\[5\]/Y  Controller_Headstage_1/counter\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[3\]/CLK  Controller_Headstage_1/counter\[3\]/Q  Controller_Headstage_1/counter_RNILGOA1\[4\]/A  Controller_Headstage_1/counter_RNILGOA1\[4\]/Y  Controller_Headstage_1/counter_RNIU4SR1\[6\]/B  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[0\]/CLK  Controller_Headstage_1/state\[0\]/Q  Controller_Headstage_1/state_RNI1I7N\[0\]/B  Controller_Headstage_1/state_RNI1I7N\[0\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/A  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNIBICT/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/counter_RNICN3H\[8\]/B  Controller_Headstage_1/counter_RNICN3H\[8\]/Y  Controller_Headstage_1/counter_RNIJ9721\[2\]/C  Controller_Headstage_1/counter_RNIJ9721\[2\]/Y  Controller_Headstage_1/counter_RNO\[10\]/A  Controller_Headstage_1/counter_RNO\[10\]/Y  Controller_Headstage_1/counter\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIBESE1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/FULL  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/OR2_FULL/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/OR2_FULL/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_FSTOP_GATE/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_FSTOP_GATE/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_AND/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WEN  	(7.1:7.1:7.1) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIG1451\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/C  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[31\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[31\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_27/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_27/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI2KNA2\[0\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI2KNA2\[0\]/Y  Controller_Headstage_1/state_RNO_0\[0\]/B  Controller_Headstage_1/state_RNO_0\[0\]/Y  Controller_Headstage_1/state_RNO\[0\]/C  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[1\]/CLK  Controller_Headstage_1/state\[1\]/Q  Controller_Headstage_1/state_RNI1I7N\[0\]/A  Controller_Headstage_1/state_RNI1I7N\[0\]/Y  Controller_Headstage_1/state_RNICHQEE\[0\]/A  Controller_Headstage_1/state_RNICHQEE\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_Byte\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[31\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[31\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_25/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_25/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_2/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_15/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[14\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[14\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_36/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_36/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[30\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[30\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_36/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_36/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNINE8V_1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[6\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_35/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_35/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[10\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[10\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_34/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_34/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[12\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[12\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_32/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_32/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/FULL  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/OR2_FULL/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/OR2_FULL/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_FSTOP_GATE/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_FSTOP_GATE/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_AND/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WEN  	(7.1:7.1:7.1) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[22\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[22\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_35/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_35/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_17/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[26\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[26\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_34/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_34/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[28\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[28\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_32/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_32/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI3MQK\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_12/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_10/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_9/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[8\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_8/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_33/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_33/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_31/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_31/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[8\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[8\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_30/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_30/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[13\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[13\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_21/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_21/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_14/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_13/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[6\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_11/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[9\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_12/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_12/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[10\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[12\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_9/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[18\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[18\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_33/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_33/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_16/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[20\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[20\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_31/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_31/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[24\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[24\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_30/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_30/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[29\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[29\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_21/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_21/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIKSJC1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[7\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_15/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_15/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[11\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_14/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[13\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_13/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_13/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[14\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_11/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_29/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_29/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_20/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_20/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[9\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[9\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_19/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_19/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[15\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[15\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_23/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_23/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_11/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_6/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/EMPTY  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI36EN/B  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI36EN/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/B  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[16\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[16\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_29/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_29/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_14/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[21\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[21\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_20/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_20/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_10/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[25\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[25\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_19/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_19/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNILPVE/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNILPVE/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_18/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_18/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[17\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[17\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_18/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_18/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_9/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNILPVE/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNILPVE/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV_RNI0HCD/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[3\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/S  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_m2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/EMPTY  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI36EN/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\_RNI36EN/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/B  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIDSHD\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIDSHD\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[3\]/CLK  Controller_Headstage_1/counter\[3\]/Q  Controller_Headstage_1/counter_RNO_2\[9\]/B  Controller_Headstage_1/counter_RNO_2\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/B  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNI7MHD\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[7\]/CLK  Controller_Headstage_1/counter\[7\]/Q  Controller_Headstage_1/counter_RNO_3\[9\]/C  Controller_Headstage_1/counter_RNO_3\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/C  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIEA0D2\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[5\]/CLK  Controller_Headstage_1/counter\[5\]/Q  Controller_Headstage_1/counter_RNO_3\[9\]/A  Controller_Headstage_1/counter_RNO_3\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/C  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNICOM41\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO_0\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO_0\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[10\]/CLK  Controller_Headstage_1/counter\[10\]/Q  Controller_Headstage_1/counter_RNI3LNV2\[10\]/C  Controller_Headstage_1/counter_RNI3LNV2\[10\]/Y  Controller_Headstage_1/counter_RNI4GT93\[11\]/A  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/C  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[8\]/CLK  Controller_Headstage_1/counter\[8\]/Q  Controller_Headstage_1/counter_RNO_3\[9\]/B  Controller_Headstage_1/counter_RNO_3\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/C  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_8/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIVMVV1\[1\]/Y  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/C  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3_0_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3_0_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_7/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[4\]/CLK  Controller_Headstage_1/counter\[4\]/Q  Controller_Headstage_1/counter_RNO_2\[9\]/A  Controller_Headstage_1/counter_RNO_2\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/B  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_4/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_RNI2SCA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIIEAO1\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_5/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIN2HG\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIDSHD\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIDSHD\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/counter_RNO_1\[9\]/B  Controller_Headstage_1/counter_RNO_1\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/A  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI3URS1\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIETHD\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIETHD\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNI7KI82\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[12\]/CLK  Controller_Headstage_1/counter\[12\]/Q  Controller_Headstage_1/counter_RNI6EN81\[13\]/A  Controller_Headstage_1/counter_RNI6EN81\[13\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/B  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[15\]/B  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIDSHD\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNIDSHD\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_RNIDB9G\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[14\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[14\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIQK72\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNO_1\[9\]/A  Controller_Headstage_1/counter_RNO_1\[9\]/Y  Controller_Headstage_1/counter_RNO_0\[9\]/A  Controller_Headstage_1/counter_RNO_0\[9\]/Y  Controller_Headstage_1/counter_RNO\[9\]/B  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNIBMPU\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNIL0MQ\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNIL0MQ\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[13\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[13\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[12\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[12\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_4/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_4/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNIUBUC3\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIES6L\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNO/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNIP4D62\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNI2AAE2\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIM6UQ3\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/C  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNO\[4\]/B  Controller_Headstage_1/counter_RNO\[4\]/Y  Controller_Headstage_1/counter\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIAVNT\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNIL0MQ\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNIL0MQ\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[13\]/CLK  Controller_Headstage_1/counter\[13\]/Q  Controller_Headstage_1/counter_RNI6EN81\[13\]/B  Controller_Headstage_1/counter_RNI6EN81\[13\]/Y  Controller_Headstage_1/counter_RNI999U3\[13\]/B  Controller_Headstage_1/counter_RNI999U3\[13\]/Y  Controller_Headstage_1/counter_RNO\[15\]/B  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNIM0RA/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_12\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_13\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_11\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_14\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_8\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_6\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_4\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_10\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_2\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_2\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_5\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_7\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_9\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNIAPGU1_3\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNO\[9\]/A  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI8KQ61\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNI9NAT\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNIHIOA1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNI1KSF2\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/state_RNIPTL9E\[1\]/C  Controller_Headstage_1/state_RNIPTL9E\[1\]/Y  Controller_Headstage_1/state_RNI56MGS\[0\]/B  Controller_Headstage_1/state_RNI56MGS\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_1\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_1\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNIVOPN\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNIG72E/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/A  Controller_Headstage_1/int_STM32_TX_DV_RNIG8OO2/Y  Controller_Headstage_1/int_STM32_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO_0/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO_0/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNIJJ7G/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/counter_RNIU4SR1\[6\]/C  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[5\]/CLK  Controller_Headstage_1/counter\[5\]/Q  Controller_Headstage_1/counter_RNIU4SR1\[6\]/A  Controller_Headstage_1/counter_RNIU4SR1\[6\]/Y  Controller_Headstage_1/counter_RNO\[8\]/B  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNIG0LP\[1\]/C  Controller_Headstage_1/counter_RNIG0LP\[1\]/Y  Controller_Headstage_1/counter_RNO\[3\]/A  Controller_Headstage_1/counter_RNO\[3\]/Y  Controller_Headstage_1/counter\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIJM951\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNIJM951\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI4VRS1\[1\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_RNI4VRS1\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_7/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count_8_I_10/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[11\]/CLK  Controller_Headstage_1/counter\[11\]/Q  Controller_Headstage_1/counter_RNI4GT93\[11\]/B  Controller_Headstage_1/counter_RNI4GT93\[11\]/Y  Controller_Headstage_1/counter_RNO\[13\]/B  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[1\]/CLK  Controller_Headstage_1/state\[1\]/Q  Controller_Headstage_1/state_RNIPTL9E\[1\]/A  Controller_Headstage_1/state_RNIPTL9E\[1\]/Y  Controller_Headstage_1/state_RNI56MGS\[0\]/B  Controller_Headstage_1/state_RNI56MGS\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNIV93H\[1\]/B  Controller_Headstage_1/counter_RNIV93H\[1\]/Y  Controller_Headstage_1/counter_RNO\[2\]/A  Controller_Headstage_1/counter_RNO\[2\]/Y  Controller_Headstage_1/counter\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_1\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_2/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO_0/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO_0/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[0\]/CLK  Controller_Headstage_1/state\[0\]/Q  Controller_Headstage_1/state_RNIC807E\[0\]/A  Controller_Headstage_1/state_RNIC807E\[0\]/Y  Controller_Headstage_1/state_RNI56MGS\[0\]/A  Controller_Headstage_1/state_RNI56MGS\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_3/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_TX_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO_0/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO_0/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO_0\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_1\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_0/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_0/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNICP7A1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNIL0MQ\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNIL0MQ\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[1\]/CLK  Controller_Headstage_1/state\[1\]/Q  Controller_Headstage_1/state_RNO_0\[0\]/A  Controller_Headstage_1/state_RNO_0\[0\]/Y  Controller_Headstage_1/state_RNO\[0\]/C  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNI2TOJ1\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready_RNO/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3_0_1/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3_0_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO_0\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO_0\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_3/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/S  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[6\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO_0\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3_0_1/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0_a3_0_1/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_0_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[1\]/CLK  Controller_Headstage_1/state\[1\]/Q  Controller_Headstage_1/state_RNIC807E\[0\]/B  Controller_Headstage_1/state_RNIC807E\[0\]/Y  Controller_Headstage_1/state_RNI56MGS\[0\]/A  Controller_Headstage_1/state_RNI56MGS\[0\]/Y  Controller_Headstage_1/int_RHD64_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[0\]/CLK  Controller_Headstage_1/state\[0\]/Q  Controller_Headstage_1/state_RNO_0\[0\]/C  Controller_Headstage_1/state_RNO_0\[0\]/Y  Controller_Headstage_1/state_RNO\[0\]/C  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNID05K/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO_0\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_1/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNIFCSP\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNILGCU2/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNI2ML1\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[0\]/CLK  Controller_Headstage_1/state\[0\]/Q  Controller_Headstage_1/state_RNO\[1\]/B  Controller_Headstage_1/state_RNO\[1\]/Y  Controller_Headstage_1/state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[3\]/CLK  Controller_Headstage_1/counter\[3\]/Q  Controller_Headstage_1/counter_RNO\[4\]/A  Controller_Headstage_1/counter_RNO\[4\]/Y  Controller_Headstage_1/counter\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[5\]/CLK  Controller_Headstage_1/counter\[5\]/Q  Controller_Headstage_1/counter_RNO\[6\]/A  Controller_Headstage_1/counter_RNO\[6\]/Y  Controller_Headstage_1/counter\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[3\]/CLK  Controller_Headstage_1/counter\[3\]/Q  Controller_Headstage_1/counter_RNO\[3\]/B  Controller_Headstage_1/counter_RNO\[3\]/Y  Controller_Headstage_1/counter\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[5\]/CLK  Controller_Headstage_1/counter\[5\]/Q  Controller_Headstage_1/counter_RNO\[5\]/B  Controller_Headstage_1/counter_RNO\[5\]/Y  Controller_Headstage_1/counter\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[0\]/CLK  Controller_Headstage_1/state\[0\]/Q  Controller_Headstage_1/state_RNO\[0\]/A  Controller_Headstage_1/state_RNO\[0\]/Y  Controller_Headstage_1/state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[7\]/CLK  Controller_Headstage_1/counter\[7\]/Q  Controller_Headstage_1/counter_RNO\[8\]/A  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/counter_RNO\[2\]/B  Controller_Headstage_1/counter_RNO\[2\]/Y  Controller_Headstage_1/counter\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[7\]/CLK  Controller_Headstage_1/counter\[7\]/Q  Controller_Headstage_1/counter_RNO\[7\]/B  Controller_Headstage_1/counter_RNO\[7\]/Y  Controller_Headstage_1/counter\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[30\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[29\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[28\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[27\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[26\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[25\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[24\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[21\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[20\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[19\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV_0/CLK  Controller_Headstage_1/int_STM32_TX_DV_0/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[22\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_DV/CLK  Controller_Headstage_1/int_STM32_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD0  Controller_Headstage_1/int_STM32_TX_Byte\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD1  Controller_Headstage_1/int_STM32_TX_Byte\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD2  Controller_Headstage_1/int_STM32_TX_Byte\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD3  Controller_Headstage_1/int_STM32_TX_Byte\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD4  Controller_Headstage_1/int_STM32_TX_Byte\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD5  Controller_Headstage_1/int_STM32_TX_Byte\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD6  Controller_Headstage_1/int_STM32_TX_Byte\[24\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD7  Controller_Headstage_1/int_STM32_TX_Byte\[25\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD8  Controller_Headstage_1/int_STM32_TX_Byte\[26\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD9  Controller_Headstage_1/int_STM32_TX_Byte\[27\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD10  Controller_Headstage_1/int_STM32_TX_Byte\[28\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD11  Controller_Headstage_1/int_STM32_TX_Byte\[29\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD12  Controller_Headstage_1/int_STM32_TX_Byte\[30\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/RD13  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD0  Controller_Headstage_1/int_STM32_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD1  Controller_Headstage_1/int_STM32_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD2  Controller_Headstage_1/int_STM32_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD3  Controller_Headstage_1/int_STM32_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD4  Controller_Headstage_1/int_STM32_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD5  Controller_Headstage_1/int_STM32_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD6  Controller_Headstage_1/int_STM32_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD7  Controller_Headstage_1/int_STM32_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD8  Controller_Headstage_1/int_STM32_TX_Byte\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD9  Controller_Headstage_1/int_STM32_TX_Byte\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD10  Controller_Headstage_1/int_STM32_TX_Byte\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD11  Controller_Headstage_1/int_STM32_TX_Byte\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD12  Controller_Headstage_1/int_STM32_TX_Byte\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD13  Controller_Headstage_1/int_STM32_TX_Byte\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD14  Controller_Headstage_1/int_STM32_TX_Byte\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD15  Controller_Headstage_1/int_STM32_TX_Byte\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD16  Controller_Headstage_1/int_STM32_TX_Byte\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WCLK  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/RD17  Controller_Headstage_1/int_STM32_TX_Byte\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[12\]/CLK  Controller_Headstage_1/counter\[12\]/Q  Controller_Headstage_1/counter_RNO\[13\]/A  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/counter_RNO\[1\]/B  Controller_Headstage_1/counter_RNO\[1\]/Y  Controller_Headstage_1/counter\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[11\]/CLK  Controller_Headstage_1/counter\[11\]/Q  Controller_Headstage_1/counter_RNO\[11\]/B  Controller_Headstage_1/counter_RNO\[11\]/Y  Controller_Headstage_1/counter\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[12\]/CLK  Controller_Headstage_1/counter\[12\]/Q  Controller_Headstage_1/counter_RNO\[12\]/B  Controller_Headstage_1/counter_RNO\[12\]/Y  Controller_Headstage_1/counter\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_FIFO_RE/CLK  Controller_Headstage_1/int_FIFO_RE/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/REN  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_FIFO_RE/CLK  Controller_Headstage_1/int_FIFO_RE/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/READ_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/REN  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNIG59Q/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO_0\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count_8_G_2_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_0/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[31\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[30\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[29\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[28\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[27\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[26\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[25\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[24\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[22\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[21\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[20\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[19\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[1\]/CLK  Controller_Headstage_1/state\[1\]/Q  Controller_Headstage_1/state_RNO\[1\]/C  Controller_Headstage_1/state_RNO\[1\]/Y  Controller_Headstage_1/state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_WE/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_0/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI_RNO_0/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_MOSI/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges_RNO\[6\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Edges\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV_0/CLK  Controller_Headstage_1/int_RHD64_TX_DV_0/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO_0\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[0\]/CLK  Controller_Headstage_1/counter\[0\]/Q  Controller_Headstage_1/counter_RNO\[1\]/A  Controller_Headstage_1/counter_RNO\[1\]/Y  Controller_Headstage_1/counter\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[0\]/CLK  Controller_Headstage_1/counter\[0\]/Q  Controller_Headstage_1/counter_RNO\[0\]/A  Controller_Headstage_1/counter_RNO\[0\]/Y  Controller_Headstage_1/counter\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/counter_RNO\[6\]/C  Controller_Headstage_1/counter_RNO\[6\]/Y  Controller_Headstage_1/counter\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[4\]/CLK  Controller_Headstage_1/counter\[4\]/Q  Controller_Headstage_1/counter_RNO\[4\]/C  Controller_Headstage_1/counter_RNO\[4\]/Y  Controller_Headstage_1/counter\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO_0\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_DV/CLK  Controller_Headstage_1/int_RHD64_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[14\]/CLK  Controller_Headstage_1/counter\[14\]/Q  Controller_Headstage_1/counter_RNO\[15\]/A  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[14\]/CLK  Controller_Headstage_1/counter\[14\]/Q  Controller_Headstage_1/counter_RNO\[14\]/B  Controller_Headstage_1/counter_RNO\[14\]/Y  Controller_Headstage_1/counter\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[8\]/CLK  Controller_Headstage_1/counter\[8\]/Q  Controller_Headstage_1/counter_RNO\[8\]/C  Controller_Headstage_1/counter_RNO\[8\]/Y  Controller_Headstage_1/counter\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[10\]/CLK  Controller_Headstage_1/counter\[10\]/Q  Controller_Headstage_1/counter_RNO\[10\]/C  Controller_Headstage_1/counter_RNO\[10\]/Y  Controller_Headstage_1/counter\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_WE/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_WE/QN  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_AND/A  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/WRITE_AND/Y  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WEN  	(7.1:7.1:7.1) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNO/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO_0\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_0/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO_0/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNO/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[9\]/CLK  Controller_Headstage_1/counter\[9\]/Q  Controller_Headstage_1/counter_RNO\[9\]/C  Controller_Headstage_1/counter_RNO\[9\]/Y  Controller_Headstage_1/counter\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[13\]/CLK  Controller_Headstage_1/counter\[13\]/Q  Controller_Headstage_1/counter_RNO\[13\]/C  Controller_Headstage_1/counter_RNO\[13\]/Y  Controller_Headstage_1/counter\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/S  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNO/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[3\]/CLK  Controller_Headstage_1/counter\[3\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[5\]/CLK  Controller_Headstage_1/counter\[5\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[0\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/B  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[1\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[3\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[4\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[0\]/CLK  Controller_Headstage_1/counter\[0\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[6\]/CLK  Controller_Headstage_1/counter\[6\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[4\]/CLK  Controller_Headstage_1/counter\[4\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[2\]/CLK  Controller_Headstage_1/counter\[2\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[7\]/CLK  Controller_Headstage_1/counter\[7\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[5\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[6\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[6\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[7\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[8\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[8\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[9\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[10\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[11\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[12\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[13\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[13\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[14\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[14\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[15\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising_RNO\[15\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[0\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[1\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[2\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[5\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[6\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[7\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[8\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[9\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[9\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[10\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[10\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[11\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[12\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[12\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[13\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[14\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling_RNO\[15\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/B  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[1\]/CLK  Controller_Headstage_1/counter\[1\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[8\]/CLK  Controller_Headstage_1/counter\[8\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[10\]/CLK  Controller_Headstage_1/counter\[10\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[11\]/CLK  Controller_Headstage_1/counter\[11\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[12\]/CLK  Controller_Headstage_1/counter\[12\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/A  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_RX_Bit_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[4\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count_RNO\[4\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[15\]/CLK  Controller_Headstage_1/counter\[15\]/Q  Controller_Headstage_1/counter_RNO\[15\]/C  Controller_Headstage_1/counter_RNO\[15\]/Y  Controller_Headstage_1/counter\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_RNO/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/C  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/Y  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/A  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_RNO\[3\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/C  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_RNO\[2\]/Y  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[9\]/CLK  Controller_Headstage_1/counter\[9\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[13\]/CLK  Controller_Headstage_1/counter\[13\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[14\]/CLK  Controller_Headstage_1/counter\[14\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[16\]/CLK  Controller_Headstage_1/state\[16\]/Q  Controller_Headstage_1/state\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[6\]/CLK  Controller_Headstage_1/state\[6\]/Q  Controller_Headstage_1/state\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[24\]/CLK  Controller_Headstage_1/state\[24\]/Q  Controller_Headstage_1/state\[24\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[26\]/CLK  Controller_Headstage_1/state\[26\]/Q  Controller_Headstage_1/state\[26\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[13\]/CLK  Controller_Headstage_1/state\[13\]/Q  Controller_Headstage_1/state\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[3\]/CLK  Controller_Headstage_1/state\[3\]/Q  Controller_Headstage_1/state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[21\]/CLK  Controller_Headstage_1/state\[21\]/Q  Controller_Headstage_1/state\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[23\]/CLK  Controller_Headstage_1/state\[23\]/Q  Controller_Headstage_1/state\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[14\]/CLK  Controller_Headstage_1/state\[14\]/Q  Controller_Headstage_1/state\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[28\]/CLK  Controller_Headstage_1/state\[28\]/Q  Controller_Headstage_1/state\[28\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[30\]/CLK  Controller_Headstage_1/state\[30\]/Q  Controller_Headstage_1/state\[30\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[11\]/CLK  Controller_Headstage_1/state\[11\]/Q  Controller_Headstage_1/state\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[25\]/CLK  Controller_Headstage_1/state\[25\]/Q  Controller_Headstage_1/state\[25\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[27\]/CLK  Controller_Headstage_1/state\[27\]/Q  Controller_Headstage_1/state\[27\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[9\]/CLK  Controller_Headstage_1/state\[9\]/Q  Controller_Headstage_1/state\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[19\]/CLK  Controller_Headstage_1/state\[19\]/Q  Controller_Headstage_1/state\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[31\]/CLK  Controller_Headstage_1/state\[31\]/Q  Controller_Headstage_1/state\[31\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[2\]/CLK  Controller_Headstage_1/state\[2\]/Q  Controller_Headstage_1/state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[12\]/CLK  Controller_Headstage_1/state\[12\]/Q  Controller_Headstage_1/state\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[17\]/CLK  Controller_Headstage_1/state\[17\]/Q  Controller_Headstage_1/state\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[22\]/CLK  Controller_Headstage_1/state\[22\]/Q  Controller_Headstage_1/state\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[29\]/CLK  Controller_Headstage_1/state\[29\]/Q  Controller_Headstage_1/state\[29\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[8\]/CLK  Controller_Headstage_1/state\[8\]/Q  Controller_Headstage_1/state\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[10\]/CLK  Controller_Headstage_1/state\[10\]/Q  Controller_Headstage_1/state\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[4\]/CLK  Controller_Headstage_1/state\[4\]/Q  Controller_Headstage_1/state\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[20\]/CLK  Controller_Headstage_1/state\[20\]/Q  Controller_Headstage_1/state\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[5\]/CLK  Controller_Headstage_1/state\[5\]/Q  Controller_Headstage_1/state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[7\]/CLK  Controller_Headstage_1/state\[7\]/Q  Controller_Headstage_1/state\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[18\]/CLK  Controller_Headstage_1/state\[18\]/Q  Controller_Headstage_1/state\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/state\[15\]/CLK  Controller_Headstage_1/state\[15\]/Q  Controller_Headstage_1/state\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/counter\[15\]/CLK  Controller_Headstage_1/counter\[15\]/Q  Controller_Headstage_1/int_RHD64_TX_Byte\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_SPI_Clk/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/o_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[24\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[25\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[26\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[27\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[28\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[29\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[30\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Rising\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[31\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/io_RX_Byte_Falling\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[0\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[0\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[1\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[1\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[2\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[2\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[3\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[3\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[4\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[4\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[5\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[5\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[6\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[6\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[7\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[7\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[8\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[8\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[9\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[9\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[10\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[10\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[11\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[11\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[12\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[12\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[13\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[13\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[14\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[14\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[15\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[15\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[16\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[16\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[17\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[17\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[18\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[18\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[19\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[19\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[20\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[20\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[21\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[21\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[22\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[22\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[23\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[23\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[24\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[24\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[24\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[25\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[25\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[25\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[26\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[26\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[26\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[27\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[27\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[27\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[28\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[28\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[28\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[29\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[29\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[29\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[30\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[30\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[30\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_STM32_TX_Byte\[31\]/CLK  Controller_Headstage_1/int_STM32_TX_Byte\[31\]/Q  Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Byte\[31\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[0\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[1\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[2\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[3\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[4\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[5\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[6\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[7\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[8\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[9\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[10\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[11\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[12\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[13\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[14\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/int_RHD64_TX_Byte\[15\]/CLK  Controller_Headstage_1/int_RHD64_TX_Byte\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[0\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[0\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD0  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[1\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[1\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD1  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[2\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[2\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD2  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[3\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[3\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD3  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[4\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[4\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD4  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[5\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[5\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD5  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[6\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[6\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD6  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[7\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[7\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD7  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[8\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[8\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD8  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[9\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[9\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD9  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[10\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[10\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD10  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[11\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[11\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD11  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[12\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[12\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD12  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[13\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[13\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD13  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[14\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[14\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD14  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[15\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[15\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD15  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[16\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[16\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD16  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[17\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[17\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[0\]\/WD17  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[18\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[18\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD0  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[19\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[19\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD1  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[20\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[20\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD2  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[21\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[21\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD3  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[22\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[22\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD4  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[23\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[23\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD5  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[24\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[24\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD6  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[25\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[25\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD7  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[26\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[26\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD8  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[27\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[27\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD9  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[28\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[28\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD10  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[29\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[29\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD11  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[30\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[30\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD12  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[31\]/CLK  Controller_Headstage_1/Controller_RHD64_1/int_FIFO_DATA\[31\]/Q  Controller_Headstage_1/Controller_RHD64_1/FIFO_1/\FIFOBLOCK\[1\]\/WD13  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/CLK  Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/r_CS_n/Q  o_RHD64_SPI_CS_n_pad/D  o_RHD64_SPI_CS_n_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/CLK  Controller_Headstage_1/SPI_Master_CS_STM32/r_CS_n/Q  o_STM32_SPI_CS_n_pad/D  o_STM32_SPI_CS_n_pad/PAD  	(10.0:10.0:10.0) )

  )
)
)
