###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Tue Oct 31 22:13:26 2017
#  Design:            top_level
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[21]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[21]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.506
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.150 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.150 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.291 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.292 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.316 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.316 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.349 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.349 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.395 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.395 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.507 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.507 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.516 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.516 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.572 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.584 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.637 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.637 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.683 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.685 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.717 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.717 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.740 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.740 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.766 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.766 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.815 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.815 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.854 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.854 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.959 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.966 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.030 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.030 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.048 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.048 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.181 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.186 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.248 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.248 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.267 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.267 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.313 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.313 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.349 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.349 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.422 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.422 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.435 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.435 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.534 | 
     | UFETCH_BLOCK/MUXPREDICTION/U110/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.001 |   1.386 |    1.536 | 
     | UFETCH_BLOCK/MUXPREDICTION/U110/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n143         | AOI22_X1  | 0.062 |   1.448 |    1.597 | 
     | UFETCH_BLOCK/MUXPREDICTION/U100/A1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n143         | NAND2_X1  | 0.000 |   1.448 |    1.597 | 
     | UFETCH_BLOCK/MUXPREDICTION/U100/ZN        |   v   | UFETCH_BLOCK/PC_BUS[21]                 | NAND2_X1  | 0.021 |   1.469 |    1.618 | 
     | UFETCH_BLOCK/PC/U69/A2                    |   v   | UFETCH_BLOCK/PC_BUS[21]                 | NAND2_X1  | 0.000 |   1.469 |    1.618 | 
     | UFETCH_BLOCK/PC/U69/ZN                    |   ^   | UFETCH_BLOCK/PC/n12                     | NAND2_X1  | 0.019 |   1.488 |    1.637 | 
     | UFETCH_BLOCK/PC/U51/A                     |   ^   | UFETCH_BLOCK/PC/n12                     | OAI21_X1  | 0.000 |   1.488 |    1.637 | 
     | UFETCH_BLOCK/PC/U51/ZN                    |   v   | UFETCH_BLOCK/PC/n86                     | OAI21_X1  | 0.019 |   1.506 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[21]/D               |   v   | UFETCH_BLOCK/PC/n86                     | DFFR_X1   | 0.000 |   1.506 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.150 | 
     | UFETCH_BLOCK/PC/Q_reg[21]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.150 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[13]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[13]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.506
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.150 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.150 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.291 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.292 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.316 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.316 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.350 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.350 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.395 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.395 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.507 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.507 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.517 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.517 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.573 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.584 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.637 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.637 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.684 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.685 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.718 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.718 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.740 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.740 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.767 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.767 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.815 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.815 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.854 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.854 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.959 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.966 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.030 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.030 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.048 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.048 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.181 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.186 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.248 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.248 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.268 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.268 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.314 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.314 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.350 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.350 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.422 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.422 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.435 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.435 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.535 | 
     | UFETCH_BLOCK/MUXPREDICTION/U113/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U113/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n137         | AOI22_X1  | 0.062 |   1.450 |    1.600 | 
     | UFETCH_BLOCK/MUXPREDICTION/U101/A1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n137         | NAND2_X1  | 0.000 |   1.450 |    1.600 | 
     | UFETCH_BLOCK/MUXPREDICTION/U101/ZN        |   v   | UFETCH_BLOCK/PC_BUS[13]                 | NAND2_X1  | 0.017 |   1.467 |    1.617 | 
     | UFETCH_BLOCK/PC/U71/A1                    |   v   | UFETCH_BLOCK/PC_BUS[13]                 | NAND2_X1  | 0.000 |   1.467 |    1.617 | 
     | UFETCH_BLOCK/PC/U71/ZN                    |   ^   | UFETCH_BLOCK/PC/n20                     | NAND2_X1  | 0.020 |   1.487 |    1.637 | 
     | UFETCH_BLOCK/PC/U70/A                     |   ^   | UFETCH_BLOCK/PC/n20                     | OAI21_X1  | 0.000 |   1.487 |    1.637 | 
     | UFETCH_BLOCK/PC/U70/ZN                    |   v   | UFETCH_BLOCK/PC/n78                     | OAI21_X1  | 0.019 |   1.506 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[13]/D               |   v   | UFETCH_BLOCK/PC/n78                     | DFFR_X1   | 0.000 |   1.506 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.150 | 
     | UFETCH_BLOCK/PC/Q_reg[13]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.150 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[4]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[4]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.505
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.151 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.151 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.293 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.294 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.317 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.317 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.351 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.351 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.518 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.518 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.574 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.586 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.685 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.719 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.719 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.768 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.768 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.855 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.855 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.961 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.968 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.031 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.031 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.183 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.187 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.249 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.249 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.269 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.269 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.315 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.315 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.351 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.351 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.536 | 
     | UFETCH_BLOCK/MUXPREDICTION/U89/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U89/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n123         | AOI22_X1  | 0.062 |   1.450 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U90/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n123         | NAND2_X1  | 0.000 |   1.450 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U90/ZN         |   v   | UFETCH_BLOCK/PC_BUS[4]                  | NAND2_X1  | 0.018 |   1.468 |    1.619 | 
     | UFETCH_BLOCK/PC/U48/A2                    |   v   | UFETCH_BLOCK/PC_BUS[4]                  | NAND2_X1  | 0.000 |   1.468 |    1.619 | 
     | UFETCH_BLOCK/PC/U48/ZN                    |   ^   | UFETCH_BLOCK/PC/n29                     | NAND2_X1  | 0.018 |   1.486 |    1.638 | 
     | UFETCH_BLOCK/PC/U49/A                     |   ^   | UFETCH_BLOCK/PC/n29                     | OAI21_X1  | 0.000 |   1.486 |    1.638 | 
     | UFETCH_BLOCK/PC/U49/ZN                    |   v   | UFETCH_BLOCK/PC/n69                     | OAI21_X1  | 0.019 |   1.505 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[4]/D                |   v   | UFETCH_BLOCK/PC/n69                     | DFFR_X1   | 0.000 |   1.505 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.151 | 
     | UFETCH_BLOCK/PC/Q_reg[4]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.151 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[11]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[11]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.505
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.151 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.151 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.293 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.294 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.317 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.317 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.351 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.351 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.518 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.518 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.574 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.586 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.685 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.719 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.719 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.768 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.768 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.855 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.855 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.961 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.968 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.031 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.031 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.183 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.188 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.249 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.249 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.269 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.269 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.315 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.315 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.351 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.351 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.536 | 
     | UFETCH_BLOCK/MUXPREDICTION/U62/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U62/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n90          | AOI22_X1  | 0.061 |   1.449 |    1.601 | 
     | UFETCH_BLOCK/MUXPREDICTION/U1/A2          |   ^   | UFETCH_BLOCK/MUXPREDICTION/n90          | NAND2_X1  | 0.000 |   1.449 |    1.601 | 
     | UFETCH_BLOCK/MUXPREDICTION/U1/ZN          |   v   | UFETCH_BLOCK/PC_BUS[11]                 | NAND2_X1  | 0.018 |   1.467 |    1.618 | 
     | UFETCH_BLOCK/PC/U2/A2                     |   v   | UFETCH_BLOCK/PC_BUS[11]                 | NAND2_X1  | 0.000 |   1.467 |    1.618 | 
     | UFETCH_BLOCK/PC/U2/ZN                     |   ^   | UFETCH_BLOCK/PC/n1                      | NAND2_X1  | 0.019 |   1.486 |    1.637 | 
     | UFETCH_BLOCK/PC/U3/A                      |   ^   | UFETCH_BLOCK/PC/n1                      | OAI21_X1  | 0.000 |   1.486 |    1.637 | 
     | UFETCH_BLOCK/PC/U3/ZN                     |   v   | UFETCH_BLOCK/PC/n76                     | OAI21_X1  | 0.019 |   1.505 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[11]/D               |   v   | UFETCH_BLOCK/PC/n76                     | DFFR_X1   | 0.000 |   1.505 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.151 | 
     | UFETCH_BLOCK/PC/Q_reg[11]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.151 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[12]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[12]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.700
= Required Time                 1.655
- Arrival Time                  1.504
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.293 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.294 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.351 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.351 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.574 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.586 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.685 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.856 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.856 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.961 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.968 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.032 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.032 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.183 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.188 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.250 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.250 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.270 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.270 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.315 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.315 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.352 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.352 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.536 | 
     | UFETCH_BLOCK/MUXPREDICTION/U86/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U86/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n119         | AOI22_X1  | 0.060 |   1.449 |    1.601 | 
     | UFETCH_BLOCK/MUXPREDICTION/U87/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n119         | NAND2_X1  | 0.000 |   1.449 |    1.601 | 
     | UFETCH_BLOCK/MUXPREDICTION/U87/ZN         |   v   | UFETCH_BLOCK/PC_BUS[12]                 | NAND2_X1  | 0.020 |   1.469 |    1.620 | 
     | UFETCH_BLOCK/PC/U5/A1                     |   v   | UFETCH_BLOCK/PC_BUS[12]                 | NAND2_X1  | 0.000 |   1.469 |    1.620 | 
     | UFETCH_BLOCK/PC/U5/ZN                     |   ^   | UFETCH_BLOCK/PC/n22                     | NAND2_X1  | 0.016 |   1.484 |    1.636 | 
     | UFETCH_BLOCK/PC/U6/A                      |   ^   | UFETCH_BLOCK/PC/n22                     | OAI21_X1  | 0.000 |   1.484 |    1.636 | 
     | UFETCH_BLOCK/PC/U6/ZN                     |   v   | UFETCH_BLOCK/PC/n77                     | OAI21_X1  | 0.019 |   1.504 |    1.655 | 
     | UFETCH_BLOCK/PC/Q_reg[12]/D               |   v   | UFETCH_BLOCK/PC/n77                     | DFFR_X1   | 0.000 |   1.504 |    1.655 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.152 | 
     | UFETCH_BLOCK/PC/Q_reg[12]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.152 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[20]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[20]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.504
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.293 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.294 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.397 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.575 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.586 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.639 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.686 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.856 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.856 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.961 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.968 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.032 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.032 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.050 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.183 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.188 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.250 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.250 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.270 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.270 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.316 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.316 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.352 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.352 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.537 | 
     | UFETCH_BLOCK/MUXPREDICTION/U107/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.386 |    1.538 | 
     | UFETCH_BLOCK/MUXPREDICTION/U107/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n141         | AOI22_X1  | 0.062 |   1.448 |    1.600 | 
     | UFETCH_BLOCK/MUXPREDICTION/U98/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n141         | NAND2_X1  | 0.000 |   1.448 |    1.600 | 
     | UFETCH_BLOCK/MUXPREDICTION/U98/ZN         |   v   | UFETCH_BLOCK/PC_BUS[20]                 | NAND2_X1  | 0.019 |   1.468 |    1.619 | 
     | UFETCH_BLOCK/PC/U61/A1                    |   v   | UFETCH_BLOCK/PC_BUS[20]                 | NAND2_X1  | 0.000 |   1.468 |    1.619 | 
     | UFETCH_BLOCK/PC/U61/ZN                    |   ^   | UFETCH_BLOCK/PC/n13                     | NAND2_X1  | 0.018 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U60/A                     |   ^   | UFETCH_BLOCK/PC/n13                     | OAI21_X1  | 0.000 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U60/ZN                    |   v   | UFETCH_BLOCK/PC/n85                     | OAI21_X1  | 0.019 |   1.504 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[20]/D               |   v   | UFETCH_BLOCK/PC/n85                     | DFFR_X1   | 0.000 |   1.504 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.152 | 
     | UFETCH_BLOCK/PC/Q_reg[20]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.152 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[23]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[23]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.504
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.293 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.295 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.509 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.575 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.587 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.686 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.742 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.817 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.856 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.856 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.961 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.969 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.032 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.032 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.184 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.188 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.250 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.250 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.270 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.270 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.316 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.316 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.352 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.352 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.424 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.437 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.537 | 
     | UFETCH_BLOCK/MUXPREDICTION/U66/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U66/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n96          | AOI22_X1  | 0.061 |   1.449 |    1.601 | 
     | UFETCH_BLOCK/MUXPREDICTION/U67/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n96          | NAND2_X1  | 0.000 |   1.449 |    1.601 | 
     | UFETCH_BLOCK/MUXPREDICTION/U67/ZN         |   v   | UFETCH_BLOCK/PC_BUS[23]                 | NAND2_X1  | 0.017 |   1.466 |    1.618 | 
     | UFETCH_BLOCK/PC/U34/A2                    |   v   | UFETCH_BLOCK/PC_BUS[23]                 | NAND2_X1  | 0.000 |   1.466 |    1.618 | 
     | UFETCH_BLOCK/PC/U34/ZN                    |   ^   | UFETCH_BLOCK/PC/n10                     | NAND2_X1  | 0.018 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U35/A                     |   ^   | UFETCH_BLOCK/PC/n10                     | OAI21_X1  | 0.000 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U35/ZN                    |   v   | UFETCH_BLOCK/PC/n88                     | OAI21_X1  | 0.019 |   1.504 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[23]/D               |   v   | UFETCH_BLOCK/PC/n88                     | DFFR_X1   | 0.000 |   1.504 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.152 | 
     | UFETCH_BLOCK/PC/Q_reg[23]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.152 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[9]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[9]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.504
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.294 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.295 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.575 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.587 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.686 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.962 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.969 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.184 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.189 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.250 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.250 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.270 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.270 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.316 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.316 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.352 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.352 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.537 | 
     | UFETCH_BLOCK/MUXPREDICTION/U60/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U60/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n88          | AOI22_X1  | 0.062 |   1.450 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U61/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n88          | NAND2_X1  | 0.000 |   1.450 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U61/ZN         |   v   | UFETCH_BLOCK/PC_BUS[9]                  | NAND2_X1  | 0.018 |   1.469 |    1.621 | 
     | UFETCH_BLOCK/PC/U21/A1                    |   v   | UFETCH_BLOCK/PC_BUS[9]                  | NAND2_X1  | 0.000 |   1.469 |    1.621 | 
     | UFETCH_BLOCK/PC/U21/ZN                    |   ^   | UFETCH_BLOCK/PC/n24                     | NAND2_X1  | 0.016 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U22/A                     |   ^   | UFETCH_BLOCK/PC/n24                     | OAI21_X1  | 0.000 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U22/ZN                    |   v   | UFETCH_BLOCK/PC/n74                     | OAI21_X1  | 0.019 |   1.504 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[9]/D                |   v   | UFETCH_BLOCK/PC/n74                     | DFFR_X1   | 0.000 |   1.504 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.152 | 
     | UFETCH_BLOCK/PC/Q_reg[9]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.152 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[10]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[10]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.504
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.152 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.294 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.295 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.318 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.352 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.519 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.575 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.587 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.686 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.720 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.769 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.962 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.969 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.184 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.189 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.250 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.250 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.270 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.270 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.316 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.316 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.352 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.352 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.537 | 
     | UFETCH_BLOCK/MUXPREDICTION/U63/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U63/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n92          | AOI22_X1  | 0.063 |   1.450 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U50/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n92          | NAND2_X1  | 0.000 |   1.450 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U50/ZN         |   v   | UFETCH_BLOCK/PC_BUS[10]                 | NAND2_X1  | 0.018 |   1.469 |    1.621 | 
     | UFETCH_BLOCK/PC/U32/A1                    |   v   | UFETCH_BLOCK/PC_BUS[10]                 | NAND2_X1  | 0.000 |   1.469 |    1.621 | 
     | UFETCH_BLOCK/PC/U32/ZN                    |   ^   | UFETCH_BLOCK/PC/n23                     | NAND2_X1  | 0.016 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U14/A                     |   ^   | UFETCH_BLOCK/PC/n23                     | OAI21_X1  | 0.000 |   1.485 |    1.637 | 
     | UFETCH_BLOCK/PC/U14/ZN                    |   v   | UFETCH_BLOCK/PC/n75                     | OAI21_X1  | 0.019 |   1.504 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[10]/D               |   v   | UFETCH_BLOCK/PC/n75                     | DFFR_X1   | 0.000 |   1.504 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.152 | 
     | UFETCH_BLOCK/PC/Q_reg[10]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.152 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[25]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[25]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.503
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.153 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.153 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.294 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.295 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.319 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.319 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.398 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.576 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.587 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.962 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.969 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.184 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.189 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.251 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.251 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.271 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.271 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.317 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.317 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.353 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.353 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.538 | 
     | UFETCH_BLOCK/MUXPREDICTION/U108/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U108/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n147         | AOI22_X1  | 0.061 |   1.450 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U97/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n147         | NAND2_X1  | 0.000 |   1.450 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U97/ZN         |   v   | UFETCH_BLOCK/PC_BUS[25]                 | NAND2_X1  | 0.016 |   1.466 |    1.619 | 
     | UFETCH_BLOCK/PC/U59/A2                    |   v   | UFETCH_BLOCK/PC_BUS[25]                 | NAND2_X1  | 0.000 |   1.466 |    1.619 | 
     | UFETCH_BLOCK/PC/U59/ZN                    |   ^   | UFETCH_BLOCK/PC/n8                      | NAND2_X1  | 0.017 |   1.484 |    1.637 | 
     | UFETCH_BLOCK/PC/U58/A                     |   ^   | UFETCH_BLOCK/PC/n8                      | OAI21_X1  | 0.000 |   1.484 |    1.637 | 
     | UFETCH_BLOCK/PC/U58/ZN                    |   v   | UFETCH_BLOCK/PC/n90                     | OAI21_X1  | 0.019 |   1.503 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[25]/D               |   v   | UFETCH_BLOCK/PC/n90                     | DFFR_X1   | 0.000 |   1.503 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.153 | 
     | UFETCH_BLOCK/PC/Q_reg[25]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.153 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[1]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[1]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.503
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.153 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.153 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.294 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.296 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.319 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.319 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.510 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.576 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.588 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.743 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.818 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.857 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.962 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.969 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.033 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.051 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.184 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.189 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.251 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.251 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.271 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.271 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.317 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.317 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.353 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.353 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.425 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.438 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.538 | 
     | UFETCH_BLOCK/MUXPREDICTION/U112/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.386 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U112/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n139         | AOI22_X1  | 0.063 |   1.449 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U96/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n139         | NAND2_X1  | 0.000 |   1.449 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U96/ZN         |   v   | UFETCH_BLOCK/PC_BUS[1]                  | NAND2_X1  | 0.017 |   1.466 |    1.619 | 
     | UFETCH_BLOCK/PC/U68/A2                    |   v   | UFETCH_BLOCK/PC_BUS[1]                  | NAND2_X1  | 0.000 |   1.466 |    1.619 | 
     | UFETCH_BLOCK/PC/U68/ZN                    |   ^   | UFETCH_BLOCK/PC/n32                     | NAND2_X1  | 0.018 |   1.484 |    1.637 | 
     | UFETCH_BLOCK/PC/U67/A                     |   ^   | UFETCH_BLOCK/PC/n32                     | OAI21_X1  | 0.000 |   1.484 |    1.637 | 
     | UFETCH_BLOCK/PC/U67/ZN                    |   v   | UFETCH_BLOCK/PC/n66                     | OAI21_X1  | 0.019 |   1.503 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[1]/D                |   v   | UFETCH_BLOCK/PC/n66                     | DFFR_X1   | 0.000 |   1.503 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.153 | 
     | UFETCH_BLOCK/PC/Q_reg[1]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.153 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[26]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[26]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.503
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.153 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.153 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.296 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.319 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.319 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.576 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.588 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.970 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.185 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.271 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.271 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.317 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.317 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.353 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.353 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.538 | 
     | UFETCH_BLOCK/MUXPREDICTION/U68/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.388 |    1.542 | 
     | UFETCH_BLOCK/MUXPREDICTION/U68/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n98          | AOI22_X1  | 0.062 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U69/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n98          | NAND2_X1  | 0.000 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U69/ZN         |   v   | UFETCH_BLOCK/PC_BUS[26]                 | NAND2_X1  | 0.017 |   1.467 |    1.620 | 
     | UFETCH_BLOCK/PC/U23/A2                    |   v   | UFETCH_BLOCK/PC_BUS[26]                 | NAND2_X1  | 0.000 |   1.467 |    1.620 | 
     | UFETCH_BLOCK/PC/U23/ZN                    |   ^   | UFETCH_BLOCK/PC/n7                      | NAND2_X1  | 0.017 |   1.484 |    1.638 | 
     | UFETCH_BLOCK/PC/U24/A                     |   ^   | UFETCH_BLOCK/PC/n7                      | OAI21_X1  | 0.000 |   1.484 |    1.638 | 
     | UFETCH_BLOCK/PC/U24/ZN                    |   v   | UFETCH_BLOCK/PC/n91                     | OAI21_X1  | 0.018 |   1.503 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[26]/D               |   v   | UFETCH_BLOCK/PC/n91                     | DFFR_X1   | 0.000 |   1.503 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.153 | 
     | UFETCH_BLOCK/PC/Q_reg[26]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.153 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[2]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.296 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.520 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.576 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.588 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.721 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.770 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.970 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.185 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.271 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.271 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.317 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.317 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.538 | 
     | UFETCH_BLOCK/MUXPREDICTION/U77/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.542 | 
     | UFETCH_BLOCK/MUXPREDICTION/U77/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n108         | AOI22_X1  | 0.060 |   1.449 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U78/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n108         | NAND2_X1  | 0.000 |   1.449 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U78/ZN         |   v   | UFETCH_BLOCK/PC_BUS[2]                  | NAND2_X1  | 0.017 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U38/A2                    |   v   | UFETCH_BLOCK/PC_BUS[2]                  | NAND2_X1  | 0.000 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U38/ZN                    |   ^   | UFETCH_BLOCK/PC/n31                     | NAND2_X1  | 0.017 |   1.484 |    1.637 | 
     | UFETCH_BLOCK/PC/U39/A                     |   ^   | UFETCH_BLOCK/PC/n31                     | OAI21_X1  | 0.000 |   1.484 |    1.637 | 
     | UFETCH_BLOCK/PC/U39/ZN                    |   v   | UFETCH_BLOCK/PC/n67                     | OAI21_X1  | 0.019 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[2]/D                |   v   | UFETCH_BLOCK/PC/n67                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[2]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[22]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[22]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.296 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.353 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.576 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.588 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.687 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.970 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.185 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.271 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.271 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.317 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.317 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.538 | 
     | UFETCH_BLOCK/MUXPREDICTION/U82/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.387 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U82/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n115         | AOI22_X1  | 0.061 |   1.448 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U83/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n115         | NAND2_X1  | 0.000 |   1.448 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U83/ZN         |   v   | UFETCH_BLOCK/PC_BUS[22]                 | NAND2_X1  | 0.019 |   1.467 |    1.621 | 
     | UFETCH_BLOCK/PC/U46/A1                    |   v   | UFETCH_BLOCK/PC_BUS[22]                 | NAND2_X1  | 0.000 |   1.467 |    1.621 | 
     | UFETCH_BLOCK/PC/U46/ZN                    |   ^   | UFETCH_BLOCK/PC/n11                     | NAND2_X1  | 0.016 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U47/A                     |   ^   | UFETCH_BLOCK/PC/n11                     | OAI21_X1  | 0.000 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U47/ZN                    |   v   | UFETCH_BLOCK/PC/n87                     | OAI21_X1  | 0.019 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[22]/D               |   v   | UFETCH_BLOCK/PC/n87                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[22]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[30]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[30]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.296 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.399 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.588 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.970 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.185 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U106/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U106/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n151         | AOI22_X1  | 0.061 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U92/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n151         | NAND2_X1  | 0.000 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U92/ZN         |   v   | UFETCH_BLOCK/PC_BUS[30]                 | NAND2_X1  | 0.016 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U55/A2                    |   v   | UFETCH_BLOCK/PC_BUS[30]                 | NAND2_X1  | 0.000 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U55/ZN                    |   ^   | UFETCH_BLOCK/PC/n3                      | NAND2_X1  | 0.018 |   1.484 |    1.638 | 
     | UFETCH_BLOCK/PC/U54/A                     |   ^   | UFETCH_BLOCK/PC/n3                      | OAI21_X1  | 0.000 |   1.484 |    1.638 | 
     | UFETCH_BLOCK/PC/U54/ZN                    |   v   | UFETCH_BLOCK/PC/n95                     | OAI21_X1  | 0.018 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[30]/D               |   v   | UFETCH_BLOCK/PC/n95                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[30]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[7]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[7]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.641 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.052 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U64/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.542 | 
     | UFETCH_BLOCK/MUXPREDICTION/U64/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n94          | AOI22_X1  | 0.061 |   1.448 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U65/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n94          | NAND2_X1  | 0.000 |   1.448 |    1.602 | 
     | UFETCH_BLOCK/MUXPREDICTION/U65/ZN         |   v   | UFETCH_BLOCK/PC_BUS[7]                  | NAND2_X1  | 0.019 |   1.467 |    1.621 | 
     | UFETCH_BLOCK/PC/U25/A1                    |   v   | UFETCH_BLOCK/PC_BUS[7]                  | NAND2_X1  | 0.000 |   1.467 |    1.621 | 
     | UFETCH_BLOCK/PC/U25/ZN                    |   ^   | UFETCH_BLOCK/PC/n26                     | NAND2_X1  | 0.015 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U26/A                     |   ^   | UFETCH_BLOCK/PC/n26                     | OAI21_X1  | 0.000 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U26/ZN                    |   v   | UFETCH_BLOCK/PC/n72                     | OAI21_X1  | 0.019 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[7]/D                |   v   | UFETCH_BLOCK/PC/n72                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[7]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[5]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[5]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U80/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U80/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n113         | AOI22_X1  | 0.061 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U81/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n113         | NAND2_X1  | 0.000 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U81/ZN         |   v   | UFETCH_BLOCK/PC_BUS[5]                  | NAND2_X1  | 0.018 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U41/A1                    |   v   | UFETCH_BLOCK/PC_BUS[5]                  | NAND2_X1  | 0.000 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U41/ZN                    |   ^   | UFETCH_BLOCK/PC/n28                     | NAND2_X1  | 0.016 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U42/A                     |   ^   | UFETCH_BLOCK/PC/n28                     | OAI21_X1  | 0.000 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U42/ZN                    |   v   | UFETCH_BLOCK/PC/n70                     | OAI21_X1  | 0.019 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[5]/D                |   v   | UFETCH_BLOCK/PC/n70                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[5]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[27]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[27]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U70/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U70/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n100         | AOI22_X1  | 0.061 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U71/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n100         | NAND2_X1  | 0.000 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U71/ZN         |   v   | UFETCH_BLOCK/PC_BUS[27]                 | NAND2_X1  | 0.016 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U28/A2                    |   v   | UFETCH_BLOCK/PC_BUS[27]                 | NAND2_X1  | 0.000 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U28/ZN                    |   ^   | UFETCH_BLOCK/PC/n6                      | NAND2_X1  | 0.017 |   1.484 |    1.638 | 
     | UFETCH_BLOCK/PC/U29/A                     |   ^   | UFETCH_BLOCK/PC/n6                      | OAI21_X1  | 0.000 |   1.484 |    1.638 | 
     | UFETCH_BLOCK/PC/U29/ZN                    |   v   | UFETCH_BLOCK/PC/n92                     | OAI21_X1  | 0.018 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[27]/D               |   v   | UFETCH_BLOCK/PC/n92                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[27]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[15]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[15]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.295 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.511 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.744 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.819 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.858 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.963 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.034 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.190 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.426 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.439 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U56/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.387 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U56/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n82          | AOI22_X1  | 0.062 |   1.449 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U54/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n82          | NAND2_X1  | 0.000 |   1.449 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U54/ZN         |   v   | UFETCH_BLOCK/PC_BUS[15]                 | NAND2_X1  | 0.018 |   1.467 |    1.621 | 
     | UFETCH_BLOCK/PC/U19/A1                    |   v   | UFETCH_BLOCK/PC_BUS[15]                 | NAND2_X1  | 0.000 |   1.467 |    1.621 | 
     | UFETCH_BLOCK/PC/U19/ZN                    |   ^   | UFETCH_BLOCK/PC/n18                     | NAND2_X1  | 0.016 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U13/A                     |   ^   | UFETCH_BLOCK/PC/n18                     | OAI21_X1  | 0.000 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U13/ZN                    |   v   | UFETCH_BLOCK/PC/n80                     | OAI21_X1  | 0.019 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[15]/D               |   v   | UFETCH_BLOCK/PC/n80                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[15]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +-------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[0]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.964 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.252 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.252 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U111/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U111/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n135         | AOI22_X1  | 0.061 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U95/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n135         | NAND2_X1  | 0.000 |   1.450 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U95/ZN         |   v   | UFETCH_BLOCK/PC_BUS[0]                  | NAND2_X1  | 0.016 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U64/A2                    |   v   | UFETCH_BLOCK/PC_BUS[0]                  | NAND2_X1  | 0.000 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U64/ZN                    |   ^   | UFETCH_BLOCK/PC/n33                     | NAND2_X1  | 0.017 |   1.483 |    1.638 | 
     | UFETCH_BLOCK/PC/U50/A                     |   ^   | UFETCH_BLOCK/PC/n33                     | OAI21_X1  | 0.000 |   1.483 |    1.638 | 
     | UFETCH_BLOCK/PC/U50/ZN                    |   v   | UFETCH_BLOCK/PC/n65                     | OAI21_X1  | 0.018 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[0]/D                |   v   | UFETCH_BLOCK/PC/n65                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.154 | 
     | UFETCH_BLOCK/PC/Q_reg[0]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.154 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[28]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[28]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.502
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.154 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.320 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.521 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.722 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.771 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.964 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.253 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.253 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.354 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.354 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U105/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U105/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n149         | AOI22_X1  | 0.060 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U93/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n149         | NAND2_X1  | 0.000 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U93/ZN         |   v   | UFETCH_BLOCK/PC_BUS[28]                 | NAND2_X1  | 0.017 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U53/A2                    |   v   | UFETCH_BLOCK/PC_BUS[28]                 | NAND2_X1  | 0.000 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U53/ZN                    |   ^   | UFETCH_BLOCK/PC/n5                      | NAND2_X1  | 0.017 |   1.483 |    1.638 | 
     | UFETCH_BLOCK/PC/U52/A                     |   ^   | UFETCH_BLOCK/PC/n5                      | OAI21_X1  | 0.000 |   1.483 |    1.638 | 
     | UFETCH_BLOCK/PC/U52/ZN                    |   v   | UFETCH_BLOCK/PC/n93                     | OAI21_X1  | 0.018 |   1.502 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[28]/D               |   v   | UFETCH_BLOCK/PC/n93                     | DFFR_X1   | 0.000 |   1.502 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.155 | 
     | UFETCH_BLOCK/PC/Q_reg[28]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.155 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[8]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[8]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.501
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.688 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.964 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.253 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.253 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.272 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.272 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.355 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.355 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U104/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U104/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n155         | AOI22_X1  | 0.061 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U102/A1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n155         | NAND2_X1  | 0.000 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U102/ZN        |   v   | UFETCH_BLOCK/PC_BUS[8]                  | NAND2_X1  | 0.018 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U63/A1                    |   v   | UFETCH_BLOCK/PC_BUS[8]                  | NAND2_X1  | 0.000 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U63/ZN                    |   ^   | UFETCH_BLOCK/PC/n25                     | NAND2_X1  | 0.016 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U62/A                     |   ^   | UFETCH_BLOCK/PC/n25                     | OAI21_X1  | 0.000 |   1.483 |    1.637 | 
     | UFETCH_BLOCK/PC/U62/ZN                    |   v   | UFETCH_BLOCK/PC/n73                     | OAI21_X1  | 0.019 |   1.501 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[8]/D                |   v   | UFETCH_BLOCK/PC/n73                     | DFFR_X1   | 0.000 |   1.501 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.155 | 
     | UFETCH_BLOCK/PC/Q_reg[8]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.155 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[17]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[17]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.501
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.354 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.577 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.964 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.253 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.253 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.273 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.273 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.318 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.318 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.355 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.355 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.539 | 
     | UFETCH_BLOCK/MUXPREDICTION/U88/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.387 |    1.542 | 
     | UFETCH_BLOCK/MUXPREDICTION/U88/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n121         | AOI22_X1  | 0.061 |   1.448 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U49/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n121         | NAND2_X1  | 0.000 |   1.448 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U49/ZN         |   v   | UFETCH_BLOCK/PC_BUS[17]                 | NAND2_X1  | 0.017 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U43/A1                    |   v   | UFETCH_BLOCK/PC_BUS[17]                 | NAND2_X1  | 0.000 |   1.466 |    1.620 | 
     | UFETCH_BLOCK/PC/U43/ZN                    |   ^   | UFETCH_BLOCK/PC/n16                     | NAND2_X1  | 0.017 |   1.482 |    1.637 | 
     | UFETCH_BLOCK/PC/U18/A                     |   ^   | UFETCH_BLOCK/PC/n16                     | OAI21_X1  | 0.000 |   1.482 |    1.637 | 
     | UFETCH_BLOCK/PC/U18/ZN                    |   v   | UFETCH_BLOCK/PC/n82                     | OAI21_X1  | 0.019 |   1.501 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[17]/D               |   v   | UFETCH_BLOCK/PC/n82                     | DFFR_X1   | 0.000 |   1.501 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.155 | 
     | UFETCH_BLOCK/PC/Q_reg[17]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.155 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[14]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[14]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.501
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.297 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.400 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.578 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.589 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.642 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.964 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.971 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.053 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.186 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.253 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.253 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.273 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.273 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.319 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.319 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.355 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.355 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U59/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.387 |    1.542 | 
     | UFETCH_BLOCK/MUXPREDICTION/U59/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n86          | AOI22_X1  | 0.061 |   1.449 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U51/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n86          | NAND2_X1  | 0.000 |   1.449 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U51/ZN         |   v   | UFETCH_BLOCK/PC_BUS[14]                 | NAND2_X1  | 0.018 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U27/A1                    |   v   | UFETCH_BLOCK/PC_BUS[14]                 | NAND2_X1  | 0.000 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U27/ZN                    |   ^   | UFETCH_BLOCK/PC/n19                     | NAND2_X1  | 0.015 |   1.482 |    1.637 | 
     | UFETCH_BLOCK/PC/U16/A                     |   ^   | UFETCH_BLOCK/PC/n19                     | OAI21_X1  | 0.000 |   1.482 |    1.637 | 
     | UFETCH_BLOCK/PC/U16/ZN                    |   v   | UFETCH_BLOCK/PC/n79                     | OAI21_X1  | 0.019 |   1.501 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[14]/D               |   v   | UFETCH_BLOCK/PC/n79                     | DFFR_X1   | 0.000 |   1.501 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.155 | 
     | UFETCH_BLOCK/PC/Q_reg[14]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.155 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[3]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[3]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.501
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.298 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.578 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.590 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.820 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.964 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.972 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.187 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.253 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.253 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.273 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.273 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.319 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.319 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.355 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.355 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.427 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.440 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U75/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.544 | 
     | UFETCH_BLOCK/MUXPREDICTION/U75/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n106         | AOI22_X1  | 0.060 |   1.449 |    1.605 | 
     | UFETCH_BLOCK/MUXPREDICTION/U76/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n106         | NAND2_X1  | 0.000 |   1.449 |    1.605 | 
     | UFETCH_BLOCK/MUXPREDICTION/U76/ZN         |   v   | UFETCH_BLOCK/PC_BUS[3]                  | NAND2_X1  | 0.017 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U36/A1                    |   v   | UFETCH_BLOCK/PC_BUS[3]                  | NAND2_X1  | 0.000 |   1.467 |    1.622 | 
     | UFETCH_BLOCK/PC/U36/ZN                    |   ^   | UFETCH_BLOCK/PC/n30                     | NAND2_X1  | 0.016 |   1.482 |    1.638 | 
     | UFETCH_BLOCK/PC/U37/A                     |   ^   | UFETCH_BLOCK/PC/n30                     | OAI21_X1  | 0.000 |   1.482 |    1.638 | 
     | UFETCH_BLOCK/PC/U37/ZN                    |   v   | UFETCH_BLOCK/PC/n68                     | OAI21_X1  | 0.019 |   1.501 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[3]/D                |   v   | UFETCH_BLOCK/PC/n68                     | DFFR_X1   | 0.000 |   1.501 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.155 | 
     | UFETCH_BLOCK/PC/Q_reg[3]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.155 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[18]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[18]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.501
= Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.155 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.296 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.298 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.321 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.512 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.578 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.590 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.745 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.859 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.965 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.972 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.035 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.187 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.191 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.253 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.253 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.273 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.273 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.319 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.319 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.355 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.355 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U72/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U72/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n102         | AOI22_X1  | 0.061 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U53/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n102         | NAND2_X1  | 0.000 |   1.449 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U53/ZN         |   v   | UFETCH_BLOCK/PC_BUS[18]                 | NAND2_X1  | 0.017 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U33/A1                    |   v   | UFETCH_BLOCK/PC_BUS[18]                 | NAND2_X1  | 0.000 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U33/ZN                    |   ^   | UFETCH_BLOCK/PC/n15                     | NAND2_X1  | 0.015 |   1.481 |    1.637 | 
     | UFETCH_BLOCK/PC/U15/A                     |   ^   | UFETCH_BLOCK/PC/n15                     | OAI21_X1  | 0.000 |   1.481 |    1.637 | 
     | UFETCH_BLOCK/PC/U15/ZN                    |   v   | UFETCH_BLOCK/PC/n83                     | OAI21_X1  | 0.019 |   1.501 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[18]/D               |   v   | UFETCH_BLOCK/PC/n83                     | DFFR_X1   | 0.000 |   1.501 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.155 | 
     | UFETCH_BLOCK/PC/Q_reg[18]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.155 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[19]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[19]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.500
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.297 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.298 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.355 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.522 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.578 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.590 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.689 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.691 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.723 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.772 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.965 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.972 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.187 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.192 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.254 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.254 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.273 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.273 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.319 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.319 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.355 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.355 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.540 | 
     | UFETCH_BLOCK/MUXPREDICTION/U84/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U84/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n117         | AOI22_X1  | 0.061 |   1.448 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U85/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n117         | NAND2_X1  | 0.000 |   1.448 |    1.604 | 
     | UFETCH_BLOCK/MUXPREDICTION/U85/ZN         |   v   | UFETCH_BLOCK/PC_BUS[19]                 | NAND2_X1  | 0.018 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U44/A1                    |   v   | UFETCH_BLOCK/PC_BUS[19]                 | NAND2_X1  | 0.000 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U44/ZN                    |   ^   | UFETCH_BLOCK/PC/n14                     | NAND2_X1  | 0.015 |   1.482 |    1.637 | 
     | UFETCH_BLOCK/PC/U45/A                     |   ^   | UFETCH_BLOCK/PC/n14                     | OAI21_X1  | 0.000 |   1.482 |    1.637 | 
     | UFETCH_BLOCK/PC/U45/ZN                    |   v   | UFETCH_BLOCK/PC/n84                     | OAI21_X1  | 0.019 |   1.500 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[19]/D               |   v   | UFETCH_BLOCK/PC/n84                     | DFFR_X1   | 0.000 |   1.500 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.156 | 
     | UFETCH_BLOCK/PC/Q_reg[19]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.156 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[24]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[24]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.500
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.297 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.299 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.401 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.579 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.590 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.691 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.965 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.972 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.187 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.192 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.254 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.254 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.274 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.274 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.320 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.320 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.356 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.356 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U109/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.388 |    1.544 | 
     | UFETCH_BLOCK/MUXPREDICTION/U109/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n145         | AOI22_X1  | 0.061 |   1.449 |    1.605 | 
     | UFETCH_BLOCK/MUXPREDICTION/U99/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n145         | NAND2_X1  | 0.000 |   1.449 |    1.605 | 
     | UFETCH_BLOCK/MUXPREDICTION/U99/ZN         |   v   | UFETCH_BLOCK/PC_BUS[24]                 | NAND2_X1  | 0.017 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U57/A1                    |   v   | UFETCH_BLOCK/PC_BUS[24]                 | NAND2_X1  | 0.000 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U57/ZN                    |   ^   | UFETCH_BLOCK/PC/n9                      | NAND2_X1  | 0.015 |   1.481 |    1.637 | 
     | UFETCH_BLOCK/PC/U56/A                     |   ^   | UFETCH_BLOCK/PC/n9                      | OAI21_X1  | 0.000 |   1.481 |    1.637 | 
     | UFETCH_BLOCK/PC/U56/ZN                    |   v   | UFETCH_BLOCK/PC/n89                     | OAI21_X1  | 0.019 |   1.500 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[24]/D               |   v   | UFETCH_BLOCK/PC/n89                     | DFFR_X1   | 0.000 |   1.500 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.156 | 
     | UFETCH_BLOCK/PC/Q_reg[24]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.156 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[16]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[16]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.500
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.297 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.299 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.402 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.402 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.579 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.591 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.643 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.691 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.965 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.972 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.188 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.192 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.254 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.254 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.274 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.274 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.320 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.320 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.356 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.356 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U79/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.386 |    1.543 | 
     | UFETCH_BLOCK/MUXPREDICTION/U79/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n111         | AOI22_X1  | 0.060 |   1.447 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U52/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n111         | NAND2_X1  | 0.000 |   1.447 |    1.603 | 
     | UFETCH_BLOCK/MUXPREDICTION/U52/ZN         |   v   | UFETCH_BLOCK/PC_BUS[16]                 | NAND2_X1  | 0.017 |   1.464 |    1.620 | 
     | UFETCH_BLOCK/PC/U40/A1                    |   v   | UFETCH_BLOCK/PC_BUS[16]                 | NAND2_X1  | 0.000 |   1.464 |    1.620 | 
     | UFETCH_BLOCK/PC/U40/ZN                    |   ^   | UFETCH_BLOCK/PC/n17                     | NAND2_X1  | 0.015 |   1.480 |    1.636 | 
     | UFETCH_BLOCK/PC/U17/A                     |   ^   | UFETCH_BLOCK/PC/n17                     | OAI21_X1  | 0.000 |   1.480 |    1.636 | 
     | UFETCH_BLOCK/PC/U17/ZN                    |   v   | UFETCH_BLOCK/PC/n81                     | OAI21_X1  | 0.020 |   1.500 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[16]/D               |   v   | UFETCH_BLOCK/PC/n81                     | DFFR_X1   | 0.000 |   1.500 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.156 | 
     | UFETCH_BLOCK/PC/Q_reg[16]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.156 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[29]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[29]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.500
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.297 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.299 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.402 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.402 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.513 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.579 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.591 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.644 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.644 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.691 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.746 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.821 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.860 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.965 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.973 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.036 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.054 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.188 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.192 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.254 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.254 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.274 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.274 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.320 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.320 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.356 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.356 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.428 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.441 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U73/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.545 | 
     | UFETCH_BLOCK/MUXPREDICTION/U73/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n104         | AOI22_X1  | 0.060 |   1.449 |    1.605 | 
     | UFETCH_BLOCK/MUXPREDICTION/U74/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n104         | NAND2_X1  | 0.000 |   1.449 |    1.605 | 
     | UFETCH_BLOCK/MUXPREDICTION/U74/ZN         |   v   | UFETCH_BLOCK/PC_BUS[29]                 | NAND2_X1  | 0.017 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U30/A1                    |   v   | UFETCH_BLOCK/PC_BUS[29]                 | NAND2_X1  | 0.000 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U30/ZN                    |   ^   | UFETCH_BLOCK/PC/n4                      | NAND2_X1  | 0.015 |   1.481 |    1.638 | 
     | UFETCH_BLOCK/PC/U31/A                     |   ^   | UFETCH_BLOCK/PC/n4                      | OAI21_X1  | 0.000 |   1.481 |    1.638 | 
     | UFETCH_BLOCK/PC/U31/ZN                    |   v   | UFETCH_BLOCK/PC/n94                     | OAI21_X1  | 0.019 |   1.500 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[29]/D               |   v   | UFETCH_BLOCK/PC/n94                     | DFFR_X1   | 0.000 |   1.500 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.156 | 
     | UFETCH_BLOCK/PC/Q_reg[29]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.156 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[6]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.500
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.156 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.298 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.299 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.322 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.356 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.402 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.402 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.514 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.514 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.523 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.579 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.591 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.644 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.644 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.690 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.692 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.724 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.747 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.747 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.773 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.822 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.822 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.861 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.861 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.966 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.973 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.037 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.037 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.055 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.055 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.188 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.193 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.254 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.254 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.274 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.274 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.320 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.320 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.356 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.356 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.429 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.429 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.442 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.442 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.541 | 
     | UFETCH_BLOCK/MUXPREDICTION/U103/B1        |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.389 |    1.545 | 
     | UFETCH_BLOCK/MUXPREDICTION/U103/ZN        |   ^   | UFETCH_BLOCK/MUXPREDICTION/n153         | AOI22_X1  | 0.061 |   1.449 |    1.606 | 
     | UFETCH_BLOCK/MUXPREDICTION/U94/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n153         | NAND2_X1  | 0.000 |   1.449 |    1.606 | 
     | UFETCH_BLOCK/MUXPREDICTION/U94/ZN         |   v   | UFETCH_BLOCK/PC_BUS[6]                  | NAND2_X1  | 0.017 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U66/A1                    |   v   | UFETCH_BLOCK/PC_BUS[6]                  | NAND2_X1  | 0.000 |   1.466 |    1.622 | 
     | UFETCH_BLOCK/PC/U66/ZN                    |   ^   | UFETCH_BLOCK/PC/n27                     | NAND2_X1  | 0.015 |   1.481 |    1.637 | 
     | UFETCH_BLOCK/PC/U65/A                     |   ^   | UFETCH_BLOCK/PC/n27                     | OAI21_X1  | 0.000 |   1.481 |    1.637 | 
     | UFETCH_BLOCK/PC/U65/ZN                    |   v   | UFETCH_BLOCK/PC/n71                     | OAI21_X1  | 0.019 |   1.500 |    1.656 | 
     | UFETCH_BLOCK/PC/Q_reg[6]/D                |   v   | UFETCH_BLOCK/PC/n71                     | DFFR_X1   | 0.000 |   1.500 |    1.656 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.156 | 
     | UFETCH_BLOCK/PC/Q_reg[6]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.156 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[31]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[31]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.661
- Arrival Time                  1.502
= Slack Time                    0.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.159 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock                                   | DFFR_X2   | 0.000 |   0.000 |    0.159 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.141 |   0.141 |    0.300 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.142 |    0.302 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.166 |    0.325 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.166 |    0.325 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.200 |    0.359 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.200 |    0.359 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.245 |    0.405 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.245 |    0.405 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.357 |    0.516 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.357 |    0.516 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.367 |    0.526 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.367 |    0.526 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.423 |    0.582 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.434 |    0.594 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.487 |    0.646 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.487 |    0.646 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.046 |   0.534 |    0.693 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.535 |    0.694 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.568 |    0.727 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.568 |    0.727 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.590 |    0.749 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.590 |    0.749 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.617 |    0.776 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.617 |    0.776 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.048 |   0.665 |    0.824 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.665 |    0.824 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.704 |    0.863 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X2 | 0.000 |   0.704 |    0.863 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X2 | 0.105 |   0.809 |    0.968 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.007 |   0.816 |    0.975 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z               |   v   | dummy_branch_target[22]                 | MUX2_X1   | 0.064 |   0.880 |    1.039 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2             |   v   | dummy_branch_target[22]                 | NAND2_X1  | 0.000 |   0.880 |    1.039 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN             |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND2_X1  | 0.018 |   0.898 |    1.057 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1       |   ^   | UFETCH_BLOCK/MUXTARGET/n84              | NAND3_X1  | 0.000 |   0.898 |    1.057 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN       |   v   | TARGET_PC[22]                           | NAND3_X1  | 0.133 |   1.031 |    1.191 | 
     | UBTB/U1005/A1                             |   v   | TARGET_PC[22]                           | OAI22_X1  | 0.005 |   1.036 |    1.195 | 
     | UBTB/U1005/ZN                             |   ^   | UBTB/n2233                              | OAI22_X1  | 0.062 |   1.098 |    1.257 | 
     | UBTB/U1079/A                              |   ^   | UBTB/n2233                              | AOI221_X1 | 0.000 |   1.098 |    1.257 | 
     | UBTB/U1079/ZN                             |   v   | UBTB/n2232                              | AOI221_X1 | 0.020 |   1.118 |    1.277 | 
     | UBTB/U807/A1                              |   v   | UBTB/n2232                              | AND4_X1   | 0.000 |   1.118 |    1.277 | 
     | UBTB/U807/ZN                              |   v   | UBTB/n656                               | AND4_X1   | 0.046 |   1.164 |    1.323 | 
     | UBTB/U791/A3                              |   v   | UBTB/n656                               | AND4_X1   | 0.000 |   1.164 |    1.323 | 
     | UBTB/U791/ZN                              |   v   | UBTB/n2211                              | AND4_X1   | 0.036 |   1.200 |    1.359 | 
     | UBTB/U876/B1                              |   v   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.200 |    1.359 | 
     | UBTB/U876/ZN                              |   ^   | mispredict                              | AOI21_X1  | 0.072 |   1.272 |    1.431 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   ^   | mispredict                              | NOR2_X1   | 0.000 |   1.272 |    1.431 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.013 |   1.285 |    1.444 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   v   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X2 | 0.000 |   1.285 |    1.444 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X2 | 0.100 |   1.385 |    1.544 | 
     | UFETCH_BLOCK/MUXPREDICTION/U57/B1         |   v   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.388 |    1.548 | 
     | UFETCH_BLOCK/MUXPREDICTION/U57/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n84          | AOI22_X1  | 0.063 |   1.451 |    1.610 | 
     | UFETCH_BLOCK/MUXPREDICTION/U55/A1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n84          | NAND2_X1  | 0.000 |   1.451 |    1.610 | 
     | UFETCH_BLOCK/MUXPREDICTION/U55/ZN         |   v   | UFETCH_BLOCK/PC_BUS[31]                 | NAND2_X1  | 0.018 |   1.469 |    1.628 | 
     | UFETCH_BLOCK/PC/U20/A2                    |   v   | UFETCH_BLOCK/PC_BUS[31]                 | NAND2_X1  | 0.000 |   1.469 |    1.628 | 
     | UFETCH_BLOCK/PC/U20/ZN                    |   ^   | UFETCH_BLOCK/PC/n2                      | NAND2_X1  | 0.019 |   1.488 |    1.647 | 
     | UFETCH_BLOCK/PC/U8/A2                     |   ^   | UFETCH_BLOCK/PC/n2                      | NAND2_X1  | 0.000 |   1.488 |    1.647 | 
     | UFETCH_BLOCK/PC/U8/ZN                     |   v   | UFETCH_BLOCK/PC/n97                     | NAND2_X1  | 0.014 |   1.502 |    1.661 | 
     | UFETCH_BLOCK/PC/Q_reg[31]/D               |   v   | UFETCH_BLOCK/PC/n97                     | DFFR_X1   | 0.000 |   1.502 |    1.661 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.159 | 
     | UFETCH_BLOCK/PC/Q_reg[31]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.159 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[0]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.661
- Arrival Time                  1.490
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                              |           |       |   0.000 |    0.171 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock                                              | DFFR_X2   | 0.000 |   0.000 |    0.171 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                                           | DFFR_X2   | 0.141 |   0.141 |    0.312 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                                           | INV_X1    | 0.001 |   0.143 |    0.314 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                                      | INV_X1    | 0.023 |   0.166 |    0.337 | 
     | UFW_LOGIC/U77/A1                                  |   v   | UFW_LOGIC/n94                                      | AOI22_X1  | 0.000 |   0.166 |    0.337 | 
     | UFW_LOGIC/U77/ZN                                  |   ^   | UFW_LOGIC/n63                                      | AOI22_X1  | 0.032 |   0.198 |    0.369 | 
     | UFW_LOGIC/U69/A                                   |   ^   | UFW_LOGIC/n63                                      | OAI221_X1 | 0.000 |   0.198 |    0.369 | 
     | UFW_LOGIC/U69/ZN                                  |   v   | UFW_LOGIC/n62                                      | OAI221_X1 | 0.040 |   0.238 |    0.409 | 
     | UFW_LOGIC/U14/A2                                  |   v   | UFW_LOGIC/n62                                      | NOR4_X1   | 0.000 |   0.238 |    0.409 | 
     | UFW_LOGIC/U14/ZN                                  |   ^   | n13                                                | NOR4_X1   | 0.075 |   0.313 |    0.484 | 
     | FE_OFC1_n13/A                                     |   ^   | n13                                                | CLKBUF_X1 | 0.000 |   0.313 |    0.484 | 
     | FE_OFC1_n13/Z                                     |   ^   | FE_OFN1_n13                                        | CLKBUF_X1 | 0.056 |   0.369 |    0.540 | 
     | UEXECUTE_BLOCK/MUX_FWA/U76/A                      |   ^   | FE_OFN1_n13                                        | INV_X1    | 0.000 |   0.369 |    0.540 | 
     | UEXECUTE_BLOCK/MUX_FWA/U76/ZN                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n69                         | INV_X1    | 0.015 |   0.384 |    0.555 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/A2                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n69                         | NOR2_X2   | 0.000 |   0.384 |    0.555 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n37                         | NOR2_X2   | 0.060 |   0.444 |    0.615 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/A            |   ^   | UEXECUTE_BLOCK/MUX_FWA/n37                         | CLKBUF_X1 | 0.001 |   0.445 |    0.616 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/Z            |   ^   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37               | CLKBUF_X1 | 0.145 |   0.590 |    0.761 | 
     | UEXECUTE_BLOCK/MUX_FWA/U52/A1                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37               | AND2_X1   | 0.002 |   0.592 |    0.763 | 
     | UEXECUTE_BLOCK/MUX_FWA/U52/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n117                        | AND2_X1   | 0.046 |   0.639 |    0.810 | 
     | UEXECUTE_BLOCK/MUX_FWA/U73/A2                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n117                        | OR3_X1    | 0.000 |   0.639 |    0.810 | 
     | UEXECUTE_BLOCK/MUX_FWA/U73/ZN                     |   ^   | UEXECUTE_BLOCK/FWA2alu[0]                          | OR3_X1    | 0.060 |   0.698 |    0.869 | 
     | UEXECUTE_BLOCK/ALU/U235/A1                        |   ^   | UEXECUTE_BLOCK/FWA2alu[0]                          | NAND2_X1  | 0.002 |   0.701 |    0.872 | 
     | UEXECUTE_BLOCK/ALU/U235/ZN                        |   v   | UEXECUTE_BLOCK/ALU/n329                            | NAND2_X1  | 0.018 |   0.718 |    0.889 | 
     | UEXECUTE_BLOCK/ALU/U3/A1                          |   v   | UEXECUTE_BLOCK/ALU/n329                            | NAND2_X1  | 0.000 |   0.718 |    0.889 | 
     | UEXECUTE_BLOCK/ALU/U3/ZN                          |   ^   | UEXECUTE_BLOCK/ALU/mux_A[0]                        | NAND2_X1  | 0.038 |   0.756 |    0.927 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U1/A   |   ^   | UEXECUTE_BLOCK/ALU/mux_A[0]                        | INV_X1    | 0.000 |   0.756 |    0.927 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U1/ZN  |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/n2      | INV_X1    | 0.012 |   0.769 |    0.940 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U3/B   |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/n2      | XNOR2_X1  | 0.000 |   0.769 |    0.940 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U3/ZN  |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/magic_pro[1]           | XNOR2_X1  | 0.038 |   0.807 |    0.978 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U1/B1    |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/magic_pro[1]           | AOI21_X1  | 0.000 |   0.807 |    0.978 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U1/ZN    |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/n4        | AOI21_X1  | 0.029 |   0.836 |    1.007 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U2/A     |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/n4        | INV_X1    | 0.000 |   0.836 |    1.007 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U2/ZN    |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/g_net[0]               | INV_X1    | 0.009 |   0.845 |    1.016 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U1/B2          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/g_net[0]               | AOI21_X1  | 0.000 |   0.845 |    1.016 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/n4              | AOI21_X1  | 0.029 |   0.874 |    1.045 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U2/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/n4              | INV_X1    | 0.000 |   0.874 |    1.045 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[0][0]             | INV_X1    | 0.009 |   0.883 |    1.054 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[0][0]             | NAND2_X1  | 0.000 |   0.883 |    1.054 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6              | NAND2_X1  | 0.013 |   0.896 |    1.068 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6              | NAND2_X1  | 0.000 |   0.896 |    1.068 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]              | NAND2_X1  | 0.031 |   0.928 |    1.099 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]              | NAND2_X1  | 0.001 |   0.928 |    1.099 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6              | NAND2_X1  | 0.021 |   0.949 |    1.120 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6              | NAND2_X1  | 0.000 |   0.949 |    1.120 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]              | NAND2_X1  | 0.036 |   0.985 |    1.156 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]              | AOI21_X1  | 0.001 |   0.986 |    1.157 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5              | AOI21_X1  | 0.052 |   1.038 |    1.209 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5              | INV_X2    | 0.000 |   1.038 |    1.209 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/FE_OCPN138_carry_pro_4 | INV_X2    | 0.023 |   1.061 |    1.232 | 
     |                                                   |       | _                                                  |           |       |         |          | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_4/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/FE_OCPN138_carry_pro_4 | NAND2_X1  | 0.001 |   1.062 |    1.233 | 
     |                                                   |       | _                                                  |           |       |         |          | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_4/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_4/n5              | NAND2_X1  | 0.018 |   1.081 |    1.252 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_4/U1/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_4/n5              | NAND2_X1  | 0.000 |   1.081 |    1.252 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_4/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[5]              | NAND2_X1  | 0.027 |   1.107 |    1.278 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_5/outmux/U4/S |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[5]              | MUX2_X1   | 0.000 |   1.108 |    1.279 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_5/outmux/U4/Z |   v   | UEXECUTE_BLOCK/ALU/n179                            | MUX2_X1   | 0.064 |   1.171 |    1.342 | 
     | UEXECUTE_BLOCK/ALU/COMP/U22/A4                    |   v   | UEXECUTE_BLOCK/ALU/n179                            | NOR4_X1   | 0.000 |   1.171 |    1.342 | 
     | UEXECUTE_BLOCK/ALU/COMP/U22/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n22                        | NOR4_X1   | 0.089 |   1.261 |    1.432 | 
     | UEXECUTE_BLOCK/ALU/COMP/U6/A3                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n22                        | AND3_X1   | 0.000 |   1.261 |    1.432 | 
     | UEXECUTE_BLOCK/ALU/COMP/U6/ZN                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n69                        | AND3_X1   | 0.064 |   1.325 |    1.496 | 
     | UEXECUTE_BLOCK/ALU/COMP/U10/A2                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n69                        | AND2_X1   | 0.001 |   1.326 |    1.497 | 
     | UEXECUTE_BLOCK/ALU/COMP/U10/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n70                        | AND2_X1   | 0.038 |   1.365 |    1.536 | 
     | UEXECUTE_BLOCK/ALU/COMP/U16/A                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n70                        | XNOR2_X1  | 0.000 |   1.365 |    1.536 | 
     | UEXECUTE_BLOCK/ALU/COMP/U16/ZN                    |   v   | UEXECUTE_BLOCK/ALU/COMP/n75                        | XNOR2_X1  | 0.014 |   1.379 |    1.550 | 
     | UEXECUTE_BLOCK/ALU/COMP/U28/B1                    |   v   | UEXECUTE_BLOCK/ALU/COMP/n75                        | AOI22_X1  | 0.000 |   1.379 |    1.550 | 
     | UEXECUTE_BLOCK/ALU/COMP/U28/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n73                        | AOI22_X1  | 0.041 |   1.420 |    1.591 | 
     | UEXECUTE_BLOCK/ALU/COMP/U21/A1                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n73                        | NAND2_X1  | 0.000 |   1.420 |    1.591 | 
     | UEXECUTE_BLOCK/ALU/COMP/U21/ZN                    |   v   | UEXECUTE_BLOCK/ALU/comp_out                        | NAND2_X1  | 0.030 |   1.450 |    1.621 | 
     | UEXECUTE_BLOCK/ALU/FE_RC_0_0/B1                   |   v   | UEXECUTE_BLOCK/ALU/comp_out                        | OAI21_X4  | 0.000 |   1.450 |    1.621 | 
     | UEXECUTE_BLOCK/ALU/FE_RC_0_0/ZN                   |   ^   | UEXECUTE_BLOCK/ALU/n355                            | OAI21_X4  | 0.031 |   1.481 |    1.652 | 
     | UEXECUTE_BLOCK/ALU/U207/A                         |   ^   | UEXECUTE_BLOCK/ALU/n355                            | INV_X1    | 0.000 |   1.481 |    1.652 | 
     | UEXECUTE_BLOCK/ALU/U207/ZN                        |   v   | X2mem[0]                                           | INV_X1    | 0.009 |   1.490 |    1.661 | 
     | UEXECUTE_REGS/X/Q_reg[0]/D                        |   v   | X2mem[0]                                           | DFFR_X1   | 0.000 |   1.490 |    1.661 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                             |       |       |         |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                       |   ^   | clock |         |       |   0.000 |   -0.171 | 
     | UEXECUTE_REGS/X/Q_reg[0]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.171 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RF/OUT2_reg[30]/CK 
Endpoint:   RF/OUT2_reg[30]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.700
= Required Time                 1.651
- Arrival Time                  1.387
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.264 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.264 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.361 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.361 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.408 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.408 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.439 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.439 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.460 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.460 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.479 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.479 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.555 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.555 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.591 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.591 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.671 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.671 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.690 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.690 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.794 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.794 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.884 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.885 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.905 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.905 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.958 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.958 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    0.977 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    0.977 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.093 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.096 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.140 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.140 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.173 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.173 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.202 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.203 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.349 | 
     | RF/U1685/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.089 |    1.353 | 
     | RF/U1685/ZN                  |   ^   | RF/n4254                  | AOI22_X1  | 0.077 |   1.166 |    1.430 | 
     | RF/U1673/A                   |   ^   | RF/n4254                  | OAI211_X1 | 0.000 |   1.166 |    1.430 | 
     | RF/U1673/ZN                  |   v   | RF/n4250                  | OAI211_X1 | 0.045 |   1.211 |    1.475 | 
     | RF/U1670/A                   |   v   | RF/n4250                  | AOI211_X1 | 0.000 |   1.211 |    1.475 | 
     | RF/U1670/ZN                  |   ^   | RF/n4249                  | AOI211_X1 | 0.125 |   1.336 |    1.601 | 
     | RF/U1669/A4                  |   ^   | RF/n4249                  | NAND4_X1  | 0.000 |   1.336 |    1.601 | 
     | RF/U1669/ZN                  |   v   | RF/n2788                  | NAND4_X1  | 0.051 |   1.387 |    1.651 | 
     | RF/OUT2_reg[30]/D            |   v   | RF/n2788                  | DFF_X1    | 0.000 |   1.387 |    1.651 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.264 | 
     | RF/OUT2_reg[30]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.264 | 
     +--------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RF/OUT2_reg[10]/CK 
Endpoint:   RF/OUT2_reg[10]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.700
= Required Time                 1.655
- Arrival Time                  1.386
= Slack Time                    0.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.269 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.269 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.365 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.365 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.413 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.413 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.443 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.443 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.464 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.464 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.483 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.483 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.560 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.560 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.595 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.595 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.675 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.675 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.695 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.695 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.798 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.798 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.889 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.889 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.909 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.909 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.962 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.962 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    0.981 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    0.981 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.098 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.100 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.144 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.144 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.177 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.177 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.207 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.207 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.354 | 
     | RF/U2205/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.002 |   1.087 |    1.356 | 
     | RF/U2205/ZN                  |   ^   | RF/n4854                  | AOI22_X1  | 0.077 |   1.164 |    1.433 | 
     | RF/U2193/A                   |   ^   | RF/n4854                  | OAI211_X1 | 0.000 |   1.164 |    1.433 | 
     | RF/U2193/ZN                  |   v   | RF/n4850                  | OAI211_X1 | 0.042 |   1.205 |    1.474 | 
     | RF/U2190/A                   |   v   | RF/n4850                  | AOI211_X1 | 0.000 |   1.205 |    1.474 | 
     | RF/U2190/ZN                  |   ^   | RF/n4849                  | AOI211_X1 | 0.142 |   1.347 |    1.616 | 
     | RF/U2189/A4                  |   ^   | RF/n4849                  | NAND4_X1  | 0.001 |   1.348 |    1.617 | 
     | RF/U2189/ZN                  |   v   | RF/n2748                  | NAND4_X1  | 0.038 |   1.386 |    1.655 | 
     | RF/OUT2_reg[10]/D            |   v   | RF/n2748                  | DFF_X1    | 0.000 |   1.386 |    1.655 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.269 | 
     | RF/OUT2_reg[10]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.269 | 
     +--------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin UCU/bubble_dec_reg/CK 
Endpoint:   UCU/bubble_dec_reg/D        (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.700
= Required Time                 1.659
- Arrival Time                  1.386
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | clock                               |   ^   | clock                            |           |       |   0.000 |    0.273 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK        |   ^   | clock                            | DFFR_X2   | 0.000 |   0.000 |    0.273 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q         |   ^   | D22D3[1]                         | DFFR_X2   | 0.141 |   0.141 |    0.415 | 
     | UFW_LOGIC/U20/A                     |   ^   | D22D3[1]                         | INV_X1    | 0.001 |   0.142 |    0.416 | 
     | UFW_LOGIC/U20/ZN                    |   v   | UFW_LOGIC/n94                    | INV_X1    | 0.023 |   0.166 |    0.439 | 
     | UFW_LOGIC/U76/A1                    |   v   | UFW_LOGIC/n94                    | AOI22_X1  | 0.000 |   0.166 |    0.439 | 
     | UFW_LOGIC/U76/ZN                    |   ^   | UFW_LOGIC/n48                    | AOI22_X1  | 0.034 |   0.200 |    0.473 | 
     | UFW_LOGIC/U21/A                     |   ^   | UFW_LOGIC/n48                    | OAI221_X1 | 0.000 |   0.200 |    0.473 | 
     | UFW_LOGIC/U21/ZN                    |   v   | UFW_LOGIC/n47                    | OAI221_X1 | 0.046 |   0.245 |    0.519 | 
     | UFW_LOGIC/U46/A4                    |   v   | UFW_LOGIC/n47                    | NOR4_X2   | 0.000 |   0.245 |    0.519 | 
     | UFW_LOGIC/U46/ZN                    |   ^   | dummy_S_FWAdec[0]                | NOR4_X2   | 0.112 |   0.357 |    0.631 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1          |   ^   | dummy_S_FWAdec[0]                | NOR2_X1   | 0.000 |   0.357 |    0.631 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN          |   v   | UJUMP_LOGIC/MUX_FWA/n7           | NOR2_X1   | 0.010 |   0.367 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A  |   v   | UJUMP_LOGIC/MUX_FWA/n7           | BUF_X2    | 0.000 |   0.367 |    0.640 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z  |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7 | BUF_X2    | 0.056 |   0.423 |    0.696 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1          |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7 | AOI22_X1  | 0.012 |   0.434 |    0.708 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN          |   ^   | UJUMP_LOGIC/MUX_FWA/n30          | AOI22_X1  | 0.053 |   0.487 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1          |   ^   | UJUMP_LOGIC/MUX_FWA/n30          | NAND2_X1  | 0.000 |   0.487 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN          |   v   | dummy_A[27]                      | NAND2_X1  | 0.046 |   0.534 |    0.807 | 
     | UJUMP_LOGIC/ZC/U21/A1               |   v   | dummy_A[27]                      | NOR2_X1   | 0.001 |   0.535 |    0.809 | 
     | UJUMP_LOGIC/ZC/U21/ZN               |   ^   | UJUMP_LOGIC/ZC/n36               | NOR2_X1   | 0.033 |   0.568 |    0.841 | 
     | UJUMP_LOGIC/ZC/U14/A2               |   ^   | UJUMP_LOGIC/ZC/n36               | NAND3_X1  | 0.000 |   0.568 |    0.841 | 
     | UJUMP_LOGIC/ZC/U14/ZN               |   v   | UJUMP_LOGIC/ZC/n34               | NAND3_X1  | 0.022 |   0.590 |    0.864 | 
     | UJUMP_LOGIC/ZC/U30/A2               |   v   | UJUMP_LOGIC/ZC/n34               | NOR2_X1   | 0.000 |   0.590 |    0.864 | 
     | UJUMP_LOGIC/ZC/U30/ZN               |   ^   | UJUMP_LOGIC/ZC/n14               | NOR2_X1   | 0.027 |   0.617 |    0.890 | 
     | UJUMP_LOGIC/ZC/U6/A1                |   ^   | UJUMP_LOGIC/ZC/n14               | AND3_X1   | 0.000 |   0.617 |    0.890 | 
     | UJUMP_LOGIC/ZC/U6/ZN                |   ^   | UJUMP_LOGIC/ZC/n42               | AND3_X1   | 0.048 |   0.665 |    0.939 | 
     | UJUMP_LOGIC/ZC/U7/A                 |   ^   | UJUMP_LOGIC/ZC/n42               | XNOR2_X1  | 0.000 |   0.665 |    0.939 | 
     | UJUMP_LOGIC/ZC/U7/ZN                |   ^   | UJUMP_LOGIC/branch_sel           | XNOR2_X1  | 0.039 |   0.704 |    0.978 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A   |   ^   | UJUMP_LOGIC/branch_sel           | CLKBUF_X2 | 0.000 |   0.704 |    0.978 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z   |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel  | CLKBUF_X2 | 0.105 |   0.809 |    1.083 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/S         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel  | MUX2_X1   | 0.007 |   0.816 |    1.090 | 
     | UJUMP_LOGIC/BRANCHMUX/U15/Z         |   v   | dummy_branch_target[22]          | MUX2_X1   | 0.064 |   0.880 |    1.154 | 
     | UFETCH_BLOCK/MUXTARGET/U29/A2       |   v   | dummy_branch_target[22]          | NAND2_X1  | 0.000 |   0.880 |    1.154 | 
     | UFETCH_BLOCK/MUXTARGET/U29/ZN       |   ^   | UFETCH_BLOCK/MUXTARGET/n84       | NAND2_X1  | 0.018 |   0.898 |    1.172 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/A1 |   ^   | UFETCH_BLOCK/MUXTARGET/n84       | NAND3_X1  | 0.000 |   0.898 |    1.172 | 
     | UFETCH_BLOCK/MUXTARGET/FE_RC_2_0/ZN |   v   | TARGET_PC[22]                    | NAND3_X1  | 0.133 |   1.031 |    1.305 | 
     | UBTB/U1079/B1                       |   v   | TARGET_PC[22]                    | AOI221_X1 | 0.004 |   1.036 |    1.309 | 
     | UBTB/U1079/ZN                       |   ^   | UBTB/n2232                       | AOI221_X1 | 0.094 |   1.130 |    1.404 | 
     | UBTB/U807/A1                        |   ^   | UBTB/n2232                       | AND4_X1   | 0.000 |   1.130 |    1.404 | 
     | UBTB/U807/ZN                        |   ^   | UBTB/n656                        | AND4_X1   | 0.064 |   1.194 |    1.467 | 
     | UBTB/U791/A3                        |   ^   | UBTB/n656                        | AND4_X1   | 0.000 |   1.194 |    1.467 | 
     | UBTB/U791/ZN                        |   ^   | UBTB/n2211                       | AND4_X1   | 0.057 |   1.251 |    1.525 | 
     | UBTB/U876/B1                        |   ^   | UBTB/n2211                       | AOI21_X1  | 0.000 |   1.251 |    1.525 | 
     | UBTB/U876/ZN                        |   v   | mispredict                       | AOI21_X1  | 0.034 |   1.285 |    1.558 | 
     | UCU/STALL_L/U41/A                   |   v   | mispredict                       | INV_X1    | 0.000 |   1.285 |    1.558 | 
     | UCU/STALL_L/U41/ZN                  |   ^   | UCU/STALL_L/n16                  | INV_X1    | 0.030 |   1.315 |    1.589 | 
     | UCU/STALL_L/U2/A2                   |   ^   | UCU/STALL_L/n16                  | NOR2_X1   | 0.000 |   1.315 |    1.589 | 
     | UCU/STALL_L/U2/ZN                   |   v   | UCU/next_bubble_dec              | NOR2_X1   | 0.011 |   1.326 |    1.600 | 
     | UCU/U146/A                          |   v   | UCU/next_bubble_dec              | MUX2_X1   | 0.000 |   1.326 |    1.600 | 
     | UCU/U146/Z                          |   v   | UCU/n157                         | MUX2_X1   | 0.059 |   1.386 |    1.659 | 
     | UCU/bubble_dec_reg/D                |   v   | UCU/n157                         | DFF_X1    | 0.000 |   1.386 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                       |       |       |        |       |  Time   |   Time   | 
     |-----------------------+-------+-------+--------+-------+---------+----------| 
     | clock                 |   ^   | clock |        |       |   0.000 |   -0.273 | 
     | UCU/bubble_dec_reg/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.273 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RF/OUT2_reg[29]/CK 
Endpoint:   RF/OUT2_reg[29]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.700
= Required Time                 1.651
- Arrival Time                  1.375
= Slack Time                    0.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.276 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.276 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.372 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.372 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.420 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.420 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.450 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.450 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.471 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.471 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.490 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.490 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.567 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.567 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.602 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.602 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.682 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.682 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.701 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.701 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.805 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.805 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.895 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.896 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.916 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.916 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.969 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.969 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    0.988 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    0.988 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.104 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.107 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.151 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.151 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.184 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.184 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.213 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.214 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.361 | 
     | RF/U1711/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.089 |    1.365 | 
     | RF/U1711/ZN                  |   ^   | RF/n4284                  | AOI22_X1  | 0.078 |   1.167 |    1.442 | 
     | RF/U1699/A                   |   ^   | RF/n4284                  | OAI211_X1 | 0.000 |   1.167 |    1.442 | 
     | RF/U1699/ZN                  |   v   | RF/n4280                  | OAI211_X1 | 0.041 |   1.207 |    1.483 | 
     | RF/U1696/A                   |   v   | RF/n4280                  | AOI211_X1 | 0.000 |   1.207 |    1.483 | 
     | RF/U1696/ZN                  |   ^   | RF/n4279                  | AOI211_X1 | 0.115 |   1.322 |    1.598 | 
     | RF/U1695/A4                  |   ^   | RF/n4279                  | NAND4_X1  | 0.000 |   1.322 |    1.598 | 
     | RF/U1695/ZN                  |   v   | RF/n2786                  | NAND4_X1  | 0.053 |   1.375 |    1.651 | 
     | RF/OUT2_reg[29]/D            |   v   | RF/n2786                  | DFF_X1    | 0.000 |   1.375 |    1.651 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.276 | 
     | RF/OUT2_reg[29]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.276 | 
     +--------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RF/OUT2_reg[21]/CK 
Endpoint:   RF/OUT2_reg[21]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.700
= Required Time                 1.653
- Arrival Time                  1.372
= Slack Time                    0.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.280 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.280 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.377 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.377 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.424 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.424 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.455 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.455 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.476 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.476 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.495 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.495 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.571 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.571 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.607 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.607 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.687 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.687 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.706 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.706 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.810 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.810 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.900 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.901 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.921 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.921 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.974 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.974 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    0.993 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    0.993 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.109 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.112 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.156 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.156 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.189 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.189 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.218 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.219 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.365 | 
     | RF/U1919/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.089 |    1.369 | 
     | RF/U1919/ZN                  |   ^   | RF/n4524                  | AOI22_X1  | 0.077 |   1.166 |    1.446 | 
     | RF/U1907/A                   |   ^   | RF/n4524                  | OAI211_X1 | 0.000 |   1.166 |    1.446 | 
     | RF/U1907/ZN                  |   v   | RF/n4520                  | OAI211_X1 | 0.042 |   1.207 |    1.488 | 
     | RF/U1904/A                   |   v   | RF/n4520                  | AOI211_X1 | 0.000 |   1.207 |    1.488 | 
     | RF/U1904/ZN                  |   ^   | RF/n4519                  | AOI211_X1 | 0.119 |   1.326 |    1.607 | 
     | RF/U1903/A4                  |   ^   | RF/n4519                  | NAND4_X1  | 0.000 |   1.326 |    1.607 | 
     | RF/U1903/ZN                  |   v   | RF/n2770                  | NAND4_X1  | 0.046 |   1.372 |    1.653 | 
     | RF/OUT2_reg[21]/D            |   v   | RF/n2770                  | DFF_X1    | 0.000 |   1.372 |    1.653 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.280 | 
     | RF/OUT2_reg[21]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.280 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RF/OUT2_reg[24]/CK 
Endpoint:   RF/OUT2_reg[24]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.700
= Required Time                 1.651
- Arrival Time                  1.368
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.283 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.283 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.379 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.379 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.427 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.427 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.457 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.457 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.478 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.478 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.497 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.497 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.574 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.574 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.609 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.609 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.689 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.689 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.709 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.709 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.812 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.812 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.902 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.903 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.923 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.923 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.976 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.976 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    0.995 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    0.995 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.112 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.114 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.158 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.158 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.191 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.191 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.220 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.221 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.368 | 
     | RF/U1841/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.088 |    1.371 | 
     | RF/U1841/ZN                  |   ^   | RF/n4434                  | AOI22_X1  | 0.077 |   1.164 |    1.447 | 
     | RF/U1829/A                   |   ^   | RF/n4434                  | OAI211_X1 | 0.000 |   1.164 |    1.447 | 
     | RF/U1829/ZN                  |   v   | RF/n4430                  | OAI211_X1 | 0.041 |   1.206 |    1.489 | 
     | RF/U1826/A                   |   v   | RF/n4430                  | AOI211_X1 | 0.000 |   1.206 |    1.489 | 
     | RF/U1826/ZN                  |   ^   | RF/n4429                  | AOI211_X1 | 0.109 |   1.315 |    1.598 | 
     | RF/U1825/A4                  |   ^   | RF/n4429                  | NAND4_X1  | 0.000 |   1.315 |    1.598 | 
     | RF/U1825/ZN                  |   v   | RF/n2776                  | NAND4_X1  | 0.053 |   1.368 |    1.651 | 
     | RF/OUT2_reg[24]/D            |   v   | RF/n2776                  | DFF_X1    | 0.000 |   1.368 |    1.651 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.283 | 
     | RF/OUT2_reg[24]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.283 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RF/OUT2_reg[27]/CK 
Endpoint:   RF/OUT2_reg[27]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.700
= Required Time                 1.652
- Arrival Time                  1.366
= Slack Time                    0.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.286 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.286 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.382 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.382 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.430 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.430 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.460 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.460 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.481 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.481 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.500 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.500 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.577 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.577 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.612 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.612 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.693 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.693 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.712 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.712 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.816 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.816 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.906 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.907 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.926 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.926 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.979 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.979 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    0.999 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    0.999 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.115 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.117 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.161 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.161 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.194 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.194 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.224 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.225 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.371 | 
     | RF/U1763/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.089 |    1.375 | 
     | RF/U1763/ZN                  |   ^   | RF/n4344                  | AOI22_X1  | 0.077 |   1.166 |    1.452 | 
     | RF/U1751/A                   |   ^   | RF/n4344                  | OAI211_X1 | 0.000 |   1.166 |    1.452 | 
     | RF/U1751/ZN                  |   v   | RF/n4340                  | OAI211_X1 | 0.039 |   1.205 |    1.491 | 
     | RF/U1748/A                   |   v   | RF/n4340                  | AOI211_X1 | 0.000 |   1.205 |    1.491 | 
     | RF/U1748/ZN                  |   ^   | RF/n4339                  | AOI211_X1 | 0.111 |   1.316 |    1.602 | 
     | RF/U1747/A4                  |   ^   | RF/n4339                  | NAND4_X1  | 0.000 |   1.316 |    1.602 | 
     | RF/U1747/ZN                  |   v   | RF/n2782                  | NAND4_X1  | 0.050 |   1.366 |    1.652 | 
     | RF/OUT2_reg[27]/D            |   v   | RF/n2782                  | DFF_X1    | 0.000 |   1.366 |    1.652 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.286 | 
     | RF/OUT2_reg[27]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.286 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RF/OUT2_reg[28]/CK 
Endpoint:   RF/OUT2_reg[28]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.700
= Required Time                 1.651
- Arrival Time                  1.362
= Slack Time                    0.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.289 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.289 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.386 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.386 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.433 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.433 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.464 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.464 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.485 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.485 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.504 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.504 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.580 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.580 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.616 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.616 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.696 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.696 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.715 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.715 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.819 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.819 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.909 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.910 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.930 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.930 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.983 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.983 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.002 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.002 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.118 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.121 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.164 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.164 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.197 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.197 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.227 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.228 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.374 | 
     | RF/U1737/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.089 |    1.378 | 
     | RF/U1737/ZN                  |   ^   | RF/n4314                  | AOI22_X1  | 0.078 |   1.166 |    1.456 | 
     | RF/U1725/A                   |   ^   | RF/n4314                  | OAI211_X1 | 0.000 |   1.166 |    1.456 | 
     | RF/U1725/ZN                  |   v   | RF/n4310                  | OAI211_X1 | 0.039 |   1.205 |    1.494 | 
     | RF/U1722/A                   |   v   | RF/n4310                  | AOI211_X1 | 0.000 |   1.205 |    1.494 | 
     | RF/U1722/ZN                  |   ^   | RF/n4309                  | AOI211_X1 | 0.105 |   1.310 |    1.600 | 
     | RF/U1721/A4                  |   ^   | RF/n4309                  | NAND4_X1  | 0.000 |   1.310 |    1.600 | 
     | RF/U1721/ZN                  |   v   | RF/n2784                  | NAND4_X1  | 0.051 |   1.362 |    1.651 | 
     | RF/OUT2_reg[28]/D            |   v   | RF/n2784                  | DFF_X1    | 0.000 |   1.362 |    1.651 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.289 | 
     | RF/OUT2_reg[28]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.289 | 
     +--------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RF/OUT2_reg[18]/CK 
Endpoint:   RF/OUT2_reg[18]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.700
= Required Time                 1.654
- Arrival Time                  1.361
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.293 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.293 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.390 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.390 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.437 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.437 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.468 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.468 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.489 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.489 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.508 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.508 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.584 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.584 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.620 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.620 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.700 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.700 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.719 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.719 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.823 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.823 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.913 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.914 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.934 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.934 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.987 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.987 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.006 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.006 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.122 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.125 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.169 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.169 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.202 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.202 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.231 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.232 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.378 | 
     | RF/U1997/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.088 |    1.381 | 
     | RF/U1997/ZN                  |   ^   | RF/n4614                  | AOI22_X1  | 0.077 |   1.165 |    1.458 | 
     | RF/U1985/A                   |   ^   | RF/n4614                  | OAI211_X1 | 0.000 |   1.165 |    1.458 | 
     | RF/U1985/ZN                  |   v   | RF/n4610                  | OAI211_X1 | 0.040 |   1.205 |    1.498 | 
     | RF/U1982/A                   |   v   | RF/n4610                  | AOI211_X1 | 0.000 |   1.205 |    1.498 | 
     | RF/U1982/ZN                  |   ^   | RF/n4609                  | AOI211_X1 | 0.115 |   1.319 |    1.613 | 
     | RF/U1981/A4                  |   ^   | RF/n4609                  | NAND4_X1  | 0.000 |   1.319 |    1.613 | 
     | RF/U1981/ZN                  |   v   | RF/n2764                  | NAND4_X1  | 0.042 |   1.361 |    1.654 | 
     | RF/OUT2_reg[18]/D            |   v   | RF/n2764                  | DFF_X1    | 0.000 |   1.361 |    1.654 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.293 | 
     | RF/OUT2_reg[18]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.293 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RF/OUT2_reg[1]/CK 
Endpoint:   RF/OUT2_reg[1]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.700
= Required Time                 1.654
- Arrival Time                  1.358
= Slack Time                    0.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.296 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.296 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.392 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.392 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.440 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.440 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.470 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.470 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.491 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.491 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.510 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.510 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.587 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.587 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.622 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.622 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.702 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.702 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.722 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.722 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.825 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.825 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.915 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.916 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.936 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.936 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.989 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.989 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.008 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.008 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.125 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.127 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.171 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.171 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.204 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.204 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.234 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.234 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.381 | 
     | RF/U2440/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.089 |    1.385 | 
     | RF/U2440/ZN                  |   ^   | RF/n5125                  | AOI22_X1  | 0.077 |   1.166 |    1.462 | 
     | RF/U2428/A                   |   ^   | RF/n5125                  | OAI211_X1 | 0.000 |   1.166 |    1.462 | 
     | RF/U2428/ZN                  |   v   | RF/n5120                  | OAI211_X1 | 0.039 |   1.205 |    1.501 | 
     | RF/U2424/A                   |   v   | RF/n5120                  | AOI211_X1 | 0.000 |   1.205 |    1.501 | 
     | RF/U2424/ZN                  |   ^   | RF/n5119                  | AOI211_X1 | 0.109 |   1.314 |    1.610 | 
     | RF/U2423/A4                  |   ^   | RF/n5119                  | NAND4_X1  | 0.000 |   1.314 |    1.610 | 
     | RF/U2423/ZN                  |   v   | RF/n2730                  | NAND4_X1  | 0.043 |   1.358 |    1.654 | 
     | RF/OUT2_reg[1]/D             |   v   | RF/n2730                  | DFF_X1    | 0.000 |   1.358 |    1.654 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                   |       |       |        |       |  Time   |   Time   | 
     |-------------------+-------+-------+--------+-------+---------+----------| 
     | clock             |   ^   | clock |        |       |   0.000 |   -0.296 | 
     | RF/OUT2_reg[1]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.296 | 
     +-------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[30]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[30]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.700
= Required Time                 1.654
- Arrival Time                  1.356
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                              |           |       |   0.000 |    0.298 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock                                              | DFFR_X2   | 0.000 |   0.000 |    0.298 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                                           | DFFR_X2   | 0.141 |   0.141 |    0.439 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                                           | INV_X1    | 0.001 |   0.143 |    0.440 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                                      | INV_X1    | 0.023 |   0.166 |    0.464 | 
     | UFW_LOGIC/U77/A1                                  |   v   | UFW_LOGIC/n94                                      | AOI22_X1  | 0.000 |   0.166 |    0.464 | 
     | UFW_LOGIC/U77/ZN                                  |   ^   | UFW_LOGIC/n63                                      | AOI22_X1  | 0.032 |   0.198 |    0.496 | 
     | UFW_LOGIC/U69/A                                   |   ^   | UFW_LOGIC/n63                                      | OAI221_X1 | 0.000 |   0.198 |    0.496 | 
     | UFW_LOGIC/U69/ZN                                  |   v   | UFW_LOGIC/n62                                      | OAI221_X1 | 0.040 |   0.238 |    0.536 | 
     | UFW_LOGIC/U14/A2                                  |   v   | UFW_LOGIC/n62                                      | NOR4_X1   | 0.000 |   0.238 |    0.536 | 
     | UFW_LOGIC/U14/ZN                                  |   ^   | n13                                                | NOR4_X1   | 0.075 |   0.313 |    0.611 | 
     | FE_OFC1_n13/A                                     |   ^   | n13                                                | CLKBUF_X1 | 0.000 |   0.313 |    0.611 | 
     | FE_OFC1_n13/Z                                     |   ^   | FE_OFN1_n13                                        | CLKBUF_X1 | 0.056 |   0.369 |    0.667 | 
     | UEXECUTE_BLOCK/MUX_FWA/U76/A                      |   ^   | FE_OFN1_n13                                        | INV_X1    | 0.000 |   0.369 |    0.667 | 
     | UEXECUTE_BLOCK/MUX_FWA/U76/ZN                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n69                         | INV_X1    | 0.015 |   0.384 |    0.682 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/A2                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n69                         | NOR2_X2   | 0.000 |   0.384 |    0.682 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n37                         | NOR2_X2   | 0.060 |   0.444 |    0.742 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/A            |   ^   | UEXECUTE_BLOCK/MUX_FWA/n37                         | CLKBUF_X1 | 0.001 |   0.445 |    0.743 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/Z            |   ^   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37               | CLKBUF_X1 | 0.145 |   0.590 |    0.887 | 
     | UEXECUTE_BLOCK/MUX_FWA/U52/A1                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37               | AND2_X1   | 0.002 |   0.592 |    0.890 | 
     | UEXECUTE_BLOCK/MUX_FWA/U52/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n117                        | AND2_X1   | 0.046 |   0.639 |    0.936 | 
     | UEXECUTE_BLOCK/MUX_FWA/U73/A2                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n117                        | OR3_X1    | 0.000 |   0.639 |    0.936 | 
     | UEXECUTE_BLOCK/MUX_FWA/U73/ZN                     |   ^   | UEXECUTE_BLOCK/FWA2alu[0]                          | OR3_X1    | 0.060 |   0.698 |    0.996 | 
     | UEXECUTE_BLOCK/ALU/U235/A1                        |   ^   | UEXECUTE_BLOCK/FWA2alu[0]                          | NAND2_X1  | 0.002 |   0.701 |    0.999 | 
     | UEXECUTE_BLOCK/ALU/U235/ZN                        |   v   | UEXECUTE_BLOCK/ALU/n329                            | NAND2_X1  | 0.018 |   0.718 |    1.016 | 
     | UEXECUTE_BLOCK/ALU/U3/A1                          |   v   | UEXECUTE_BLOCK/ALU/n329                            | NAND2_X1  | 0.000 |   0.718 |    1.016 | 
     | UEXECUTE_BLOCK/ALU/U3/ZN                          |   ^   | UEXECUTE_BLOCK/ALU/mux_A[0]                        | NAND2_X1  | 0.038 |   0.756 |    1.054 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U1/A   |   ^   | UEXECUTE_BLOCK/ALU/mux_A[0]                        | INV_X1    | 0.000 |   0.756 |    1.054 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U1/ZN  |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/n2      | INV_X1    | 0.012 |   0.769 |    1.066 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U3/B   |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/n2      | XNOR2_X1  | 0.000 |   0.769 |    1.066 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U3/ZN  |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/magic_pro[1]           | XNOR2_X1  | 0.038 |   0.807 |    1.105 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U1/B1    |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/magic_pro[1]           | AOI21_X1  | 0.000 |   0.807 |    1.105 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U1/ZN    |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/n4        | AOI21_X1  | 0.029 |   0.836 |    1.134 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U2/A     |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/n4        | INV_X1    | 0.000 |   0.836 |    1.134 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U2/ZN    |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/g_net[0]               | INV_X1    | 0.009 |   0.845 |    1.143 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U1/B2          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/g_net[0]               | AOI21_X1  | 0.000 |   0.845 |    1.143 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/n4              | AOI21_X1  | 0.029 |   0.874 |    1.172 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U2/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/n4              | INV_X1    | 0.000 |   0.874 |    1.172 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[0][0]             | INV_X1    | 0.009 |   0.883 |    1.181 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[0][0]             | NAND2_X1  | 0.000 |   0.883 |    1.181 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6              | NAND2_X1  | 0.013 |   0.896 |    1.194 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6              | NAND2_X1  | 0.000 |   0.896 |    1.194 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]              | NAND2_X1  | 0.031 |   0.928 |    1.225 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]              | NAND2_X1  | 0.001 |   0.928 |    1.226 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6              | NAND2_X1  | 0.021 |   0.949 |    1.247 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6              | NAND2_X1  | 0.000 |   0.949 |    1.247 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]              | NAND2_X1  | 0.036 |   0.985 |    1.283 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]              | AOI21_X1  | 0.001 |   0.986 |    1.284 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5              | AOI21_X1  | 0.052 |   1.038 |    1.336 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5              | INV_X2    | 0.000 |   1.038 |    1.336 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/FE_OCPN138_carry_pro_4 | INV_X2    | 0.023 |   1.061 |    1.359 | 
     |                                                   |       | _                                                  |           |       |         |          | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/B1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/FE_OCPN138_carry_pro_4 | AOI21_X1  | 0.001 |   1.062 |    1.360 | 
     |                                                   |       | _                                                  |           |       |         |          | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5              | AOI21_X1  | 0.029 |   1.091 |    1.389 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5              | INV_X1    | 0.000 |   1.091 |    1.389 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]              | INV_X1    | 0.022 |   1.112 |    1.410 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U2/S |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]              | MUX2_X1   | 0.000 |   1.112 |    1.410 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U2/Z |   v   | UEXECUTE_BLOCK/ALU/sum_out[30]                     | MUX2_X1   | 0.058 |   1.171 |    1.469 | 
     | UEXECUTE_BLOCK/ALU/MULT/U95/B                     |   v   | UEXECUTE_BLOCK/ALU/sum_out[30]                     | MUX2_X1   | 0.000 |   1.171 |    1.469 | 
     | UEXECUTE_BLOCK/ALU/MULT/U95/Z                     |   v   | UEXECUTE_BLOCK/ALU/mult_out[30]                    | MUX2_X1   | 0.062 |   1.233 |    1.531 | 
     | UEXECUTE_BLOCK/ALU/U33/B2                         |   v   | UEXECUTE_BLOCK/ALU/mult_out[30]                    | AOI222_X1 | 0.000 |   1.233 |    1.531 | 
     | UEXECUTE_BLOCK/ALU/U33/ZN                         |   ^   | UEXECUTE_BLOCK/ALU/n34                             | AOI222_X1 | 0.087 |   1.320 |    1.618 | 
     | UEXECUTE_BLOCK/ALU/U31/A1                         |   ^   | UEXECUTE_BLOCK/ALU/n34                             | NAND2_X1  | 0.000 |   1.320 |    1.618 | 
     | UEXECUTE_BLOCK/ALU/U31/ZN                         |   v   | X2mem[30]                                          | NAND2_X1  | 0.036 |   1.356 |    1.654 | 
     | UEXECUTE_REGS/X/Q_reg[30]/D                       |   v   | X2mem[30]                                          | DFFR_X1   | 0.000 |   1.356 |    1.654 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.298 | 
     | UEXECUTE_REGS/X/Q_reg[30]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.298 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RF/OUT2_reg[31]/CK 
Endpoint:   RF/OUT2_reg[31]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.700
= Required Time                 1.653
- Arrival Time                  1.352
= Slack Time                    0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.300 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.300 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.396 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.396 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.444 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.444 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.474 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.474 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.495 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.495 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.514 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.514 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.591 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.591 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.626 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.626 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.706 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.706 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.726 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.726 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.830 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.830 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.920 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.920 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.940 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.940 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.993 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.993 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.012 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.012 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.129 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.131 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.175 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.175 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.208 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.208 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.238 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.239 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.385 | 
     | RF/U1659/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.088 |    1.388 | 
     | RF/U1659/ZN                  |   ^   | RF/n4195                  | AOI22_X1  | 0.079 |   1.167 |    1.467 | 
     | RF/U1647/A                   |   ^   | RF/n4195                  | OAI211_X1 | 0.000 |   1.167 |    1.467 | 
     | RF/U1647/ZN                  |   v   | RF/n4187                  | OAI211_X1 | 0.043 |   1.211 |    1.511 | 
     | RF/U1644/A                   |   v   | RF/n4187                  | AOI211_X1 | 0.000 |   1.211 |    1.511 | 
     | RF/U1644/ZN                  |   ^   | RF/n4185                  | AOI211_X1 | 0.095 |   1.305 |    1.605 | 
     | RF/U1643/A4                  |   ^   | RF/n4185                  | NAND4_X1  | 0.000 |   1.305 |    1.605 | 
     | RF/U1643/ZN                  |   v   | RF/n2790                  | NAND4_X1  | 0.047 |   1.352 |    1.653 | 
     | RF/OUT2_reg[31]/D            |   v   | RF/n2790                  | DFF_X1    | 0.000 |   1.352 |    1.653 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.300 | 
     | RF/OUT2_reg[31]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.300 | 
     +--------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RF/OUT2_reg[3]/CK 
Endpoint:   RF/OUT2_reg[3]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.354
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.301 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.301 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.398 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.398 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.445 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.445 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.476 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.476 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.497 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.497 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.516 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.516 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.592 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.592 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.628 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.628 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.708 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.708 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.727 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.727 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.831 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.831 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.921 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.922 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.942 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.942 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.995 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.995 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.014 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.014 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.130 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.133 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.176 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.176 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.209 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.209 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.239 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.240 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.386 | 
     | RF/U2387/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.001 |   1.086 |    1.387 | 
     | RF/U2387/ZN                  |   ^   | RF/n5064                  | AOI22_X1  | 0.078 |   1.164 |    1.465 | 
     | RF/U2375/A                   |   ^   | RF/n5064                  | OAI211_X1 | 0.000 |   1.164 |    1.465 | 
     | RF/U2375/ZN                  |   v   | RF/n5060                  | OAI211_X1 | 0.045 |   1.209 |    1.510 | 
     | RF/U2372/A                   |   v   | RF/n5060                  | AOI211_X1 | 0.000 |   1.209 |    1.510 | 
     | RF/U2372/ZN                  |   ^   | RF/n5059                  | AOI211_X1 | 0.108 |   1.317 |    1.618 | 
     | RF/U2371/A4                  |   ^   | RF/n5059                  | NAND4_X1  | 0.000 |   1.317 |    1.618 | 
     | RF/U2371/ZN                  |   v   | RF/n2734                  | NAND4_X1  | 0.037 |   1.354 |    1.656 | 
     | RF/OUT2_reg[3]/D             |   v   | RF/n2734                  | DFF_X1    | 0.000 |   1.354 |    1.656 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |        Pin        |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                   |       |       |        |       |  Time   |   Time   | 
     |-------------------+-------+-------+--------+-------+---------+----------| 
     | clock             |   ^   | clock |        |       |   0.000 |   -0.301 | 
     | RF/OUT2_reg[3]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.301 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RF/OUT2_reg[23]/CK 
Endpoint:   RF/OUT2_reg[23]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.700
= Required Time                 1.656
- Arrival Time                  1.354
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.301 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.301 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.398 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.398 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.445 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.445 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.476 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.476 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.497 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.497 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.516 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.516 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.592 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.592 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.628 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.628 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.708 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.708 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.727 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.727 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.831 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.831 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.921 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.922 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.942 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.942 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.995 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.995 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.014 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.014 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.130 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.133 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.176 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.176 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.209 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.209 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.239 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.240 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.386 | 
     | RF/U1867/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.088 |    1.389 | 
     | RF/U1867/ZN                  |   ^   | RF/n4464                  | AOI22_X1  | 0.077 |   1.165 |    1.467 | 
     | RF/U1855/A                   |   ^   | RF/n4464                  | OAI211_X1 | 0.000 |   1.165 |    1.467 | 
     | RF/U1855/ZN                  |   v   | RF/n4460                  | OAI211_X1 | 0.041 |   1.206 |    1.507 | 
     | RF/U1852/A                   |   v   | RF/n4460                  | AOI211_X1 | 0.000 |   1.206 |    1.507 | 
     | RF/U1852/ZN                  |   ^   | RF/n4459                  | AOI211_X1 | 0.112 |   1.318 |    1.619 | 
     | RF/U1851/A4                  |   ^   | RF/n4459                  | NAND4_X1  | 0.000 |   1.318 |    1.619 | 
     | RF/U1851/ZN                  |   v   | RF/n2774                  | NAND4_X1  | 0.036 |   1.354 |    1.656 | 
     | RF/OUT2_reg[23]/D            |   v   | RF/n2774                  | DFF_X1    | 0.000 |   1.354 |    1.656 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.301 | 
     | RF/OUT2_reg[23]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.301 | 
     +--------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RF/OUT2_reg[22]/CK 
Endpoint:   RF/OUT2_reg[22]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.700
= Required Time                 1.654
- Arrival Time                  1.352
= Slack Time                    0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.302 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.302 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.398 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.398 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.446 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.446 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.476 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.476 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.497 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.497 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.516 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.516 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.593 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.593 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.628 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.628 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.407 |    0.709 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.407 |    0.709 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.728 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.728 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.832 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.832 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.922 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.621 |    0.923 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.942 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.942 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.995 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.995 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.713 |    1.015 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.713 |    1.015 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.131 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.133 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.177 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.177 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.210 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.210 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.240 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.241 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.387 | 
     | RF/U1893/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.088 |    1.390 | 
     | RF/U1893/ZN                  |   ^   | RF/n4494                  | AOI22_X1  | 0.078 |   1.166 |    1.468 | 
     | RF/U1881/A                   |   ^   | RF/n4494                  | OAI211_X1 | 0.000 |   1.166 |    1.468 | 
     | RF/U1881/ZN                  |   v   | RF/n4490                  | OAI211_X1 | 0.041 |   1.207 |    1.509 | 
     | RF/U1878/A                   |   v   | RF/n4490                  | AOI211_X1 | 0.000 |   1.207 |    1.509 | 
     | RF/U1878/ZN                  |   ^   | RF/n4489                  | AOI211_X1 | 0.103 |   1.310 |    1.612 | 
     | RF/U1877/A4                  |   ^   | RF/n4489                  | NAND4_X1  | 0.000 |   1.310 |    1.612 | 
     | RF/U1877/ZN                  |   v   | RF/n2772                  | NAND4_X1  | 0.042 |   1.352 |    1.654 | 
     | RF/OUT2_reg[22]/D            |   v   | RF/n2772                  | DFF_X1    | 0.000 |   1.352 |    1.654 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.302 | 
     | RF/OUT2_reg[22]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.302 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[26]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[26]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.700
= Required Time                 1.655
- Arrival Time                  1.353
= Slack Time                    0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                    |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                              |           |       |   0.000 |    0.302 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock                                              | DFFR_X2   | 0.000 |   0.000 |    0.302 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                                           | DFFR_X2   | 0.141 |   0.141 |    0.444 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                                           | INV_X1    | 0.001 |   0.143 |    0.445 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                                      | INV_X1    | 0.023 |   0.166 |    0.468 | 
     | UFW_LOGIC/U77/A1                                  |   v   | UFW_LOGIC/n94                                      | AOI22_X1  | 0.000 |   0.166 |    0.468 | 
     | UFW_LOGIC/U77/ZN                                  |   ^   | UFW_LOGIC/n63                                      | AOI22_X1  | 0.032 |   0.198 |    0.501 | 
     | UFW_LOGIC/U69/A                                   |   ^   | UFW_LOGIC/n63                                      | OAI221_X1 | 0.000 |   0.198 |    0.501 | 
     | UFW_LOGIC/U69/ZN                                  |   v   | UFW_LOGIC/n62                                      | OAI221_X1 | 0.040 |   0.238 |    0.540 | 
     | UFW_LOGIC/U14/A2                                  |   v   | UFW_LOGIC/n62                                      | NOR4_X1   | 0.000 |   0.238 |    0.540 | 
     | UFW_LOGIC/U14/ZN                                  |   ^   | n13                                                | NOR4_X1   | 0.075 |   0.313 |    0.616 | 
     | FE_OFC1_n13/A                                     |   ^   | n13                                                | CLKBUF_X1 | 0.000 |   0.313 |    0.616 | 
     | FE_OFC1_n13/Z                                     |   ^   | FE_OFN1_n13                                        | CLKBUF_X1 | 0.056 |   0.369 |    0.671 | 
     | UEXECUTE_BLOCK/MUX_FWA/U76/A                      |   ^   | FE_OFN1_n13                                        | INV_X1    | 0.000 |   0.369 |    0.671 | 
     | UEXECUTE_BLOCK/MUX_FWA/U76/ZN                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n69                         | INV_X1    | 0.015 |   0.384 |    0.686 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/A2                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n69                         | NOR2_X2   | 0.000 |   0.384 |    0.686 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n37                         | NOR2_X2   | 0.060 |   0.444 |    0.746 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/A            |   ^   | UEXECUTE_BLOCK/MUX_FWA/n37                         | CLKBUF_X1 | 0.001 |   0.445 |    0.747 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/Z            |   ^   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37               | CLKBUF_X1 | 0.145 |   0.590 |    0.892 | 
     | UEXECUTE_BLOCK/MUX_FWA/U52/A1                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37               | AND2_X1   | 0.002 |   0.592 |    0.895 | 
     | UEXECUTE_BLOCK/MUX_FWA/U52/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n117                        | AND2_X1   | 0.046 |   0.639 |    0.941 | 
     | UEXECUTE_BLOCK/MUX_FWA/U73/A2                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n117                        | OR3_X1    | 0.000 |   0.639 |    0.941 | 
     | UEXECUTE_BLOCK/MUX_FWA/U73/ZN                     |   ^   | UEXECUTE_BLOCK/FWA2alu[0]                          | OR3_X1    | 0.060 |   0.698 |    1.001 | 
     | UEXECUTE_BLOCK/ALU/U235/A1                        |   ^   | UEXECUTE_BLOCK/FWA2alu[0]                          | NAND2_X1  | 0.002 |   0.701 |    1.003 | 
     | UEXECUTE_BLOCK/ALU/U235/ZN                        |   v   | UEXECUTE_BLOCK/ALU/n329                            | NAND2_X1  | 0.018 |   0.718 |    1.021 | 
     | UEXECUTE_BLOCK/ALU/U3/A1                          |   v   | UEXECUTE_BLOCK/ALU/n329                            | NAND2_X1  | 0.000 |   0.718 |    1.021 | 
     | UEXECUTE_BLOCK/ALU/U3/ZN                          |   ^   | UEXECUTE_BLOCK/ALU/mux_A[0]                        | NAND2_X1  | 0.038 |   0.756 |    1.059 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U1/A   |   ^   | UEXECUTE_BLOCK/ALU/mux_A[0]                        | INV_X1    | 0.000 |   0.756 |    1.059 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U1/ZN  |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/n2      | INV_X1    | 0.012 |   0.769 |    1.071 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U3/B   |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/n2      | XNOR2_X1  | 0.000 |   0.769 |    1.071 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_0_MAGIC/U3/ZN  |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/magic_pro[1]           | XNOR2_X1  | 0.038 |   0.807 |    1.109 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U1/B1    |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/magic_pro[1]           | AOI21_X1  | 0.000 |   0.807 |    1.109 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U1/ZN    |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/n4        | AOI21_X1  | 0.029 |   0.836 |    1.139 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U2/A     |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/n4        | INV_X1    | 0.000 |   0.836 |    1.139 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_0_0_MAGIC/U2/ZN    |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/g_net[0]               | INV_X1    | 0.009 |   0.845 |    1.148 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U1/B2          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/g_net[0]               | AOI21_X1  | 0.000 |   0.845 |    1.148 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/n4              | AOI21_X1  | 0.029 |   0.874 |    1.177 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U2/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/n4              | INV_X1    | 0.000 |   0.874 |    1.177 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_1_0/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[0][0]             | INV_X1    | 0.009 |   0.883 |    1.186 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[0][0]             | NAND2_X1  | 0.000 |   0.883 |    1.186 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6              | NAND2_X1  | 0.013 |   0.897 |    1.199 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6              | NAND2_X1  | 0.000 |   0.897 |    1.199 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]              | NAND2_X1  | 0.031 |   0.928 |    1.230 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]              | NAND2_X1  | 0.001 |   0.928 |    1.231 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6              | NAND2_X1  | 0.021 |   0.949 |    1.251 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6              | NAND2_X1  | 0.000 |   0.949 |    1.251 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]              | NAND2_X1  | 0.036 |   0.985 |    1.288 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]              | AOI21_X1  | 0.001 |   0.986 |    1.289 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5              | AOI21_X1  | 0.052 |   1.038 |    1.341 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5              | INV_X2    | 0.000 |   1.038 |    1.341 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/FE_OCPN138_carry_pro_4 | INV_X2    | 0.023 |   1.061 |    1.363 | 
     |                                                   |       | _                                                  |           |       |         |          | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U3/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/FE_OCPN138_carry_pro_4 | NAND2_X1  | 0.001 |   1.062 |    1.364 | 
     |                                                   |       | _                                                  |           |       |         |          | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U3/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/n5              | NAND2_X1  | 0.018 |   1.080 |    1.382 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U2/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/n5              | NAND2_X1  | 0.000 |   1.080 |    1.382 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[6]              | NAND2_X1  | 0.027 |   1.107 |    1.409 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_6/outmux/U2/S |   v   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[6]              | MUX2_X1   | 0.000 |   1.107 |    1.409 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_6/outmux/U2/Z |   v   | UEXECUTE_BLOCK/ALU/sum_out[26]                     | MUX2_X1   | 0.064 |   1.171 |    1.474 | 
     | UEXECUTE_BLOCK/ALU/MULT/U100/B                    |   v   | UEXECUTE_BLOCK/ALU/sum_out[26]                     | MUX2_X1   | 0.000 |   1.171 |    1.474 | 
     | UEXECUTE_BLOCK/ALU/MULT/U100/Z                    |   v   | UEXECUTE_BLOCK/ALU/mult_out[26]                    | MUX2_X1   | 0.062 |   1.233 |    1.536 | 
     | UEXECUTE_BLOCK/ALU/U48/B2                         |   v   | UEXECUTE_BLOCK/ALU/mult_out[26]                    | AOI222_X1 | 0.000 |   1.233 |    1.536 | 
     | UEXECUTE_BLOCK/ALU/U48/ZN                         |   ^   | UEXECUTE_BLOCK/ALU/n44                             | AOI222_X1 | 0.089 |   1.323 |    1.625 | 
     | UEXECUTE_BLOCK/ALU/U46/A1                         |   ^   | UEXECUTE_BLOCK/ALU/n44                             | NAND2_X1  | 0.000 |   1.323 |    1.625 | 
     | UEXECUTE_BLOCK/ALU/U46/ZN                         |   v   | X2mem[26]                                          | NAND2_X1  | 0.030 |   1.353 |    1.655 | 
     | UEXECUTE_REGS/X/Q_reg[26]/D                       |   v   | X2mem[26]                                          | DFFR_X1   | 0.000 |   1.353 |    1.655 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                              |       |       |         |       |  Time   |   Time   | 
     |------------------------------+-------+-------+---------+-------+---------+----------| 
     | clock                        |   ^   | clock |         |       |   0.000 |   -0.302 | 
     | UEXECUTE_REGS/X/Q_reg[26]/CK |   ^   | clock | DFFR_X1 | 0.000 |   0.000 |   -0.302 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RF/OUT2_reg[16]/CK 
Endpoint:   RF/OUT2_reg[16]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.700
= Required Time                 1.654
- Arrival Time                  1.351
= Slack Time                    0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.303 | 
     | UDECODE_REGS/rB/Q_reg[1]/CK  |   ^   | clock                     | DFFR_X1   | 0.000 |   0.000 |    0.303 | 
     | UDECODE_REGS/rB/Q_reg[1]/Q   |   v   | rB2mux[1]                 | DFFR_X1   | 0.096 |   0.096 |    0.399 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/B2 |   v   | rB2mux[1]                 | AOI22_X1  | 0.000 |   0.096 |    0.399 | 
     | UEXECUTE_BLOCK/MUXDEST/U8/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | AOI22_X1  | 0.047 |   0.144 |    0.447 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n5 | NAND2_X1  | 0.000 |   0.144 |    0.447 | 
     | UEXECUTE_BLOCK/MUXDEST/U7/ZN |   v   | muxed_dest2exe[1]         | NAND2_X1  | 0.030 |   0.174 |    0.477 | 
     | UCU/STALL_L/U14/A            |   v   | muxed_dest2exe[1]         | INV_X1    | 0.000 |   0.174 |    0.477 | 
     | UCU/STALL_L/U14/ZN           |   ^   | UCU/STALL_L/n32           | INV_X1    | 0.021 |   0.195 |    0.498 | 
     | UCU/STALL_L/U12/B1           |   ^   | UCU/STALL_L/n32           | OAI22_X1  | 0.000 |   0.195 |    0.498 | 
     | UCU/STALL_L/U12/ZN           |   v   | UCU/STALL_L/n34           | OAI22_X1  | 0.019 |   0.214 |    0.517 | 
     | UCU/STALL_L/U11/A            |   v   | UCU/STALL_L/n34           | AOI221_X1 | 0.000 |   0.214 |    0.517 | 
     | UCU/STALL_L/U11/ZN           |   ^   | UCU/STALL_L/n27           | AOI221_X1 | 0.076 |   0.291 |    0.594 | 
     | UCU/STALL_L/U28/A4           |   ^   | UCU/STALL_L/n27           | NAND4_X1  | 0.000 |   0.291 |    0.594 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.035 |   0.326 |    0.629 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.326 |    0.629 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.406 |    0.709 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.406 |    0.709 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.426 |    0.729 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.426 |    0.729 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.530 |    0.832 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.530 |    0.832 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.090 |   0.620 |    0.923 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.620 |    0.923 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.640 |    0.943 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.640 |    0.943 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.693 |    0.996 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.693 |    0.996 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.712 |    1.015 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.712 |    1.015 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.116 |   0.829 |    1.132 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   0.831 |    1.134 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   0.875 |    1.178 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   0.875 |    1.178 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   0.908 |    1.211 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   0.908 |    1.211 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   0.938 |    1.241 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   0.939 |    1.241 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.146 |   1.085 |    1.388 | 
     | RF/U2049/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.088 |    1.391 | 
     | RF/U2049/ZN                  |   ^   | RF/n4674                  | AOI22_X1  | 0.076 |   1.164 |    1.467 | 
     | RF/U2037/A                   |   ^   | RF/n4674                  | OAI211_X1 | 0.000 |   1.164 |    1.467 | 
     | RF/U2037/ZN                  |   v   | RF/n4670                  | OAI211_X1 | 0.041 |   1.205 |    1.508 | 
     | RF/U2034/A                   |   v   | RF/n4670                  | AOI211_X1 | 0.000 |   1.205 |    1.508 | 
     | RF/U2034/ZN                  |   ^   | RF/n4669                  | AOI211_X1 | 0.104 |   1.309 |    1.612 | 
     | RF/U2033/A4                  |   ^   | RF/n4669                  | NAND4_X1  | 0.000 |   1.309 |    1.612 | 
     | RF/U2033/ZN                  |   v   | RF/n2760                  | NAND4_X1  | 0.042 |   1.351 |    1.654 | 
     | RF/OUT2_reg[16]/D            |   v   | RF/n2760                  | DFF_X1    | 0.000 |   1.351 |    1.654 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                    |       |       |        |       |  Time   |   Time   | 
     |--------------------+-------+-------+--------+-------+---------+----------| 
     | clock              |   ^   | clock |        |       |   0.000 |   -0.303 | 
     | RF/OUT2_reg[16]/CK |   ^   | clock | DFF_X1 | 0.000 |   0.000 |   -0.303 | 
     +--------------------------------------------------------------------------+ 

