//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30, texmode_independent
.address_size 64

	// .globl	gpu_decompress

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<44>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [gpu_decompress_param_0];
	ld.param.u64 	%rd6, [gpu_decompress_param_1];
	ld.param.u64 	%rd7, [gpu_decompress_param_2];
	ld.param.u64 	%rd8, [gpu_decompress_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r1, %r26, %r27;
	cvt.s64.s32	%rd10, %r1;
	setp.ge.u64	%p1, %rd10, %rd8;
	@%p1 bra 	BB0_12;

	mul.wide.s32 	%rd11, %r1, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r2, [%rd12];
	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r4, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r5, %r3, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r2, %r2, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r2, %r2, 1;

BB0_8:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r2, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r2, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r2, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r2, %r2, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r3;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r4;
	mul.wide.s32 	%rd40, %r1, 260;
	add.s64 	%rd4, %rd7, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd4, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r1, %r5, %r6;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.wide.s32 	%rd5, %r1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

	// .globl	m00000_m04
.entry m00000_m04(
	.param .u64 .ptr .global .align 4 m00000_m04_param_0,
	.param .u64 .ptr .global .align 4 m00000_m04_param_1,
	.param .u64 .ptr .global .align 4 m00000_m04_param_2,
	.param .u64 .ptr .const .align 8 m00000_m04_param_3,
	.param .u64 .ptr .global .align 1 m00000_m04_param_4,
	.param .u64 .ptr .global .align 1 m00000_m04_param_5,
	.param .u64 .ptr .global .align 4 m00000_m04_param_6,
	.param .u64 .ptr .global .align 4 m00000_m04_param_7,
	.param .u64 .ptr .global .align 4 m00000_m04_param_8,
	.param .u64 .ptr .global .align 4 m00000_m04_param_9,
	.param .u64 .ptr .global .align 4 m00000_m04_param_10,
	.param .u64 .ptr .global .align 4 m00000_m04_param_11,
	.param .u64 .ptr .global .align 4 m00000_m04_param_12,
	.param .u64 .ptr .global .align 4 m00000_m04_param_13,
	.param .u64 .ptr .global .align 8 m00000_m04_param_14,
	.param .u64 .ptr .global .align 4 m00000_m04_param_15,
	.param .u64 .ptr .global .align 4 m00000_m04_param_16,
	.param .u64 .ptr .global .align 4 m00000_m04_param_17,
	.param .u64 .ptr .global .align 1 m00000_m04_param_18,
	.param .u64 .ptr .global .align 4 m00000_m04_param_19,
	.param .u64 .ptr .global .align 16 m00000_m04_param_20,
	.param .u64 .ptr .global .align 16 m00000_m04_param_21,
	.param .u64 .ptr .global .align 16 m00000_m04_param_22,
	.param .u64 .ptr .global .align 16 m00000_m04_param_23,
	.param .u32 m00000_m04_param_24,
	.param .u32 m00000_m04_param_25,
	.param .u32 m00000_m04_param_26,
	.param .u32 m00000_m04_param_27,
	.param .u32 m00000_m04_param_28,
	.param .u32 m00000_m04_param_29,
	.param .u32 m00000_m04_param_30,
	.param .u32 m00000_m04_param_31,
	.param .u32 m00000_m04_param_32,
	.param .u32 m00000_m04_param_33,
	.param .u64 m00000_m04_param_34
)
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<1104>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd5, [m00000_m04_param_0];
	ld.param.u64 	%rd7, [m00000_m04_param_6];
	ld.param.u64 	%rd8, [m00000_m04_param_7];
	ld.param.u64 	%rd9, [m00000_m04_param_8];
	ld.param.u64 	%rd10, [m00000_m04_param_9];
	ld.param.u64 	%rd11, [m00000_m04_param_10];
	ld.param.u64 	%rd12, [m00000_m04_param_11];
	ld.param.u64 	%rd13, [m00000_m04_param_12];
	ld.param.u64 	%rd14, [m00000_m04_param_13];
	ld.param.u64 	%rd15, [m00000_m04_param_14];
	ld.param.u64 	%rd16, [m00000_m04_param_15];
	ld.param.u64 	%rd17, [m00000_m04_param_16];
	ld.param.u64 	%rd18, [m00000_m04_param_19];
	ld.param.u32 	%r85, [m00000_m04_param_24];
	ld.param.u32 	%r87, [m00000_m04_param_26];
	ld.param.u32 	%r88, [m00000_m04_param_27];
	ld.param.u32 	%r89, [m00000_m04_param_30];
	ld.param.u32 	%r90, [m00000_m04_param_31];
	ld.param.u32 	%r91, [m00000_m04_param_32];
	ld.param.u64 	%rd19, [m00000_m04_param_34];
	mov.b32	%r92, %envreg3;
	mov.u32 	%r93, %ctaid.x;
	mov.u32 	%r94, %ntid.x;
	mad.lo.s32 	%r95, %r93, %r94, %r92;
	mov.u32 	%r96, %tid.x;
	add.s32 	%r1, %r95, %r96;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd19;
	@%p1 bra 	BB3_59;

	setp.eq.s32	%p2, %r89, 0;
	@%p2 bra 	BB3_59;

	mul.wide.s32 	%rd20, %r1, 260;
	add.s64 	%rd21, %rd5, %rd20;
	ld.global.u32 	%r98, [%rd21+4];
	ld.global.u32 	%r99, [%rd21+8];
	ld.global.u32 	%r100, [%rd21+12];
	ld.global.u32 	%r101, [%rd21+56];
	ld.global.u32 	%r3, [%rd21];
	mov.u32 	%r1095, 0;

BB3_3:
	add.s32 	%r1094, %r99, 718787259;
	add.s32 	%r1093, %r98, -2054922799;
	add.s32 	%r1092, %r100, -1894986606;
	add.s32 	%r1091, %r101, -1416354905;
	add.s32 	%r1090, %r99, -995338651;
	add.s32 	%r1089, %r100, -722521979;
	add.s32 	%r1088, %r98, -1530992060;
	add.s32 	%r1087, %r101, -35309556;
	add.s32 	%r1086, %r99, -51403784;
	add.s32 	%r1085, %r100, -187363961;
	add.s32 	%r1084, %r101, -1019803690;
	add.s32 	%r1083, %r98, -165796510;
	add.s32 	%r1082, %r101, -1502002290;
	add.s32 	%r1081, %r100, -1316259209;
	add.s32 	%r1080, %r99, -1126478375;
	add.s32 	%r1079, %r98, -117830708;
	ld.param.u32 	%r1078, [m00000_m04_param_25];
	ld.param.u64 	%rd71, [m00000_m04_param_3];
	shr.u32 	%r102, %r1095, 1;
	mul.wide.u32 	%rd22, %r102, 8;
	add.s64 	%rd23, %rd71, %rd22;
	ld.const.v2.u32 	{%r103, %r104}, [%rd23];
	or.b32  	%r107, %r3, %r104;
	or.b32  	%r108, %r3, %r103;
	add.s32 	%r109, %r108, -680876937;
	add.s32 	%r110, %r107, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r109, 7;
	shr.b32 	%rhs, %r109, 25;
	add.u32 	%r111, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r110, 7;
	shr.b32 	%rhs, %r110, 25;
	add.u32 	%r112, %lhs, %rhs;
	}
	add.s32 	%r113, %r112, -271733879;
	add.s32 	%r114, %r111, -271733879;
	and.b32  	%r115, %r114, 2004318071;
	and.b32  	%r116, %r113, 2004318071;
	xor.b32  	%r117, %r116, -1732584194;
	xor.b32  	%r118, %r115, -1732584194;
	add.s32 	%r119, %r1079, %r118;
	add.s32 	%r120, %r1079, %r117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r119, 12;
	shr.b32 	%rhs, %r119, 20;
	add.u32 	%r121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r120, 12;
	shr.b32 	%rhs, %r120, 20;
	add.u32 	%r122, %lhs, %rhs;
	}
	add.s32 	%r123, %r122, %r113;
	add.s32 	%r124, %r121, %r114;
	xor.b32  	%r125, %r113, -271733879;
	xor.b32  	%r126, %r114, -271733879;
	and.b32  	%r127, %r124, %r126;
	and.b32  	%r128, %r123, %r125;
	xor.b32  	%r129, %r128, -271733879;
	xor.b32  	%r130, %r127, -271733879;
	add.s32 	%r131, %r1080, %r130;
	add.s32 	%r132, %r1080, %r129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r131, 17;
	shr.b32 	%rhs, %r131, 15;
	add.u32 	%r133, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r132, 17;
	shr.b32 	%rhs, %r132, 15;
	add.u32 	%r134, %lhs, %rhs;
	}
	add.s32 	%r135, %r134, %r123;
	add.s32 	%r136, %r133, %r124;
	xor.b32  	%r137, %r123, %r113;
	xor.b32  	%r138, %r124, %r114;
	and.b32  	%r139, %r136, %r138;
	and.b32  	%r140, %r135, %r137;
	xor.b32  	%r141, %r113, %r140;
	xor.b32  	%r142, %r114, %r139;
	add.s32 	%r143, %r1081, %r142;
	add.s32 	%r144, %r1081, %r141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r144, 22;
	shr.b32 	%rhs, %r144, 10;
	add.u32 	%r145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 22;
	shr.b32 	%rhs, %r143, 10;
	add.u32 	%r146, %lhs, %rhs;
	}
	add.s32 	%r147, %r146, %r136;
	add.s32 	%r148, %r145, %r135;
	xor.b32  	%r149, %r136, %r124;
	xor.b32  	%r150, %r135, %r123;
	and.b32  	%r151, %r148, %r150;
	and.b32  	%r152, %r147, %r149;
	xor.b32  	%r153, %r124, %r152;
	xor.b32  	%r154, %r123, %r151;
	add.s32 	%r155, %r112, %r154;
	add.s32 	%r156, %r111, %r153;
	add.s32 	%r157, %r156, -448152776;
	add.s32 	%r158, %r155, -448152776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r158, 7;
	shr.b32 	%rhs, %r158, 25;
	add.u32 	%r159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r157, 7;
	shr.b32 	%rhs, %r157, 25;
	add.u32 	%r160, %lhs, %rhs;
	}
	add.s32 	%r161, %r160, %r147;
	add.s32 	%r162, %r159, %r148;
	xor.b32  	%r163, %r147, %r136;
	xor.b32  	%r164, %r148, %r135;
	and.b32  	%r165, %r162, %r164;
	and.b32  	%r166, %r161, %r163;
	xor.b32  	%r167, %r136, %r166;
	xor.b32  	%r168, %r135, %r165;
	add.s32 	%r169, %r123, %r168;
	add.s32 	%r170, %r124, %r167;
	add.s32 	%r171, %r170, 1200080426;
	add.s32 	%r172, %r169, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 12;
	shr.b32 	%rhs, %r172, 20;
	add.u32 	%r173, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r171, 12;
	shr.b32 	%rhs, %r171, 20;
	add.u32 	%r174, %lhs, %rhs;
	}
	add.s32 	%r175, %r174, %r161;
	add.s32 	%r176, %r173, %r162;
	xor.b32  	%r177, %r161, %r147;
	xor.b32  	%r178, %r162, %r148;
	and.b32  	%r179, %r176, %r178;
	and.b32  	%r180, %r175, %r177;
	xor.b32  	%r181, %r147, %r180;
	xor.b32  	%r182, %r148, %r179;
	add.s32 	%r183, %r135, %r182;
	add.s32 	%r184, %r136, %r181;
	add.s32 	%r185, %r184, -1473231341;
	add.s32 	%r186, %r183, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r186, 17;
	shr.b32 	%rhs, %r186, 15;
	add.u32 	%r187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 17;
	shr.b32 	%rhs, %r185, 15;
	add.u32 	%r188, %lhs, %rhs;
	}
	add.s32 	%r189, %r188, %r175;
	add.s32 	%r190, %r187, %r176;
	xor.b32  	%r191, %r175, %r161;
	xor.b32  	%r192, %r176, %r162;
	and.b32  	%r193, %r190, %r192;
	and.b32  	%r194, %r189, %r191;
	xor.b32  	%r195, %r161, %r194;
	xor.b32  	%r196, %r162, %r193;
	add.s32 	%r197, %r148, %r196;
	add.s32 	%r198, %r147, %r195;
	add.s32 	%r199, %r198, -45705983;
	add.s32 	%r200, %r197, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r200, 22;
	shr.b32 	%rhs, %r200, 10;
	add.u32 	%r201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 22;
	shr.b32 	%rhs, %r199, 10;
	add.u32 	%r202, %lhs, %rhs;
	}
	add.s32 	%r203, %r202, %r189;
	add.s32 	%r204, %r201, %r190;
	xor.b32  	%r205, %r189, %r175;
	xor.b32  	%r206, %r190, %r176;
	and.b32  	%r207, %r204, %r206;
	and.b32  	%r208, %r203, %r205;
	xor.b32  	%r209, %r175, %r208;
	xor.b32  	%r210, %r176, %r207;
	add.s32 	%r211, %r162, %r210;
	add.s32 	%r212, %r161, %r209;
	add.s32 	%r213, %r212, 1770035416;
	add.s32 	%r214, %r211, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r214, 7;
	shr.b32 	%rhs, %r214, 25;
	add.u32 	%r215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 7;
	shr.b32 	%rhs, %r213, 25;
	add.u32 	%r216, %lhs, %rhs;
	}
	add.s32 	%r217, %r216, %r203;
	add.s32 	%r218, %r215, %r204;
	xor.b32  	%r219, %r203, %r189;
	xor.b32  	%r220, %r204, %r190;
	and.b32  	%r221, %r218, %r220;
	and.b32  	%r222, %r217, %r219;
	xor.b32  	%r223, %r189, %r222;
	xor.b32  	%r224, %r190, %r221;
	add.s32 	%r225, %r176, %r224;
	add.s32 	%r226, %r175, %r223;
	add.s32 	%r227, %r226, -1958414417;
	add.s32 	%r228, %r225, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 12;
	shr.b32 	%rhs, %r228, 20;
	add.u32 	%r229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 12;
	shr.b32 	%rhs, %r227, 20;
	add.u32 	%r230, %lhs, %rhs;
	}
	add.s32 	%r231, %r230, %r217;
	add.s32 	%r232, %r229, %r218;
	xor.b32  	%r233, %r217, %r203;
	xor.b32  	%r234, %r218, %r204;
	and.b32  	%r235, %r232, %r234;
	and.b32  	%r236, %r231, %r233;
	xor.b32  	%r237, %r203, %r236;
	xor.b32  	%r238, %r204, %r235;
	add.s32 	%r239, %r190, %r238;
	add.s32 	%r240, %r189, %r237;
	add.s32 	%r241, %r240, -42063;
	add.s32 	%r242, %r239, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 17;
	shr.b32 	%rhs, %r242, 15;
	add.u32 	%r243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r241, 17;
	shr.b32 	%rhs, %r241, 15;
	add.u32 	%r244, %lhs, %rhs;
	}
	add.s32 	%r245, %r244, %r231;
	add.s32 	%r246, %r243, %r232;
	xor.b32  	%r247, %r231, %r217;
	xor.b32  	%r248, %r232, %r218;
	and.b32  	%r249, %r246, %r248;
	and.b32  	%r250, %r245, %r247;
	xor.b32  	%r251, %r217, %r250;
	xor.b32  	%r252, %r218, %r249;
	add.s32 	%r253, %r204, %r252;
	add.s32 	%r254, %r203, %r251;
	add.s32 	%r255, %r254, -1990404162;
	add.s32 	%r256, %r253, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 22;
	shr.b32 	%rhs, %r256, 10;
	add.u32 	%r257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 22;
	shr.b32 	%rhs, %r255, 10;
	add.u32 	%r258, %lhs, %rhs;
	}
	add.s32 	%r259, %r258, %r245;
	add.s32 	%r260, %r257, %r246;
	xor.b32  	%r261, %r245, %r231;
	xor.b32  	%r262, %r246, %r232;
	and.b32  	%r263, %r260, %r262;
	and.b32  	%r264, %r259, %r261;
	xor.b32  	%r265, %r231, %r264;
	xor.b32  	%r266, %r232, %r263;
	add.s32 	%r267, %r218, %r266;
	add.s32 	%r268, %r217, %r265;
	add.s32 	%r269, %r268, 1804603682;
	add.s32 	%r270, %r267, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 7;
	shr.b32 	%rhs, %r270, 25;
	add.u32 	%r271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r269, 7;
	shr.b32 	%rhs, %r269, 25;
	add.u32 	%r272, %lhs, %rhs;
	}
	add.s32 	%r273, %r272, %r259;
	add.s32 	%r274, %r271, %r260;
	xor.b32  	%r275, %r259, %r245;
	xor.b32  	%r276, %r260, %r246;
	and.b32  	%r277, %r274, %r276;
	and.b32  	%r278, %r273, %r275;
	xor.b32  	%r279, %r245, %r278;
	xor.b32  	%r280, %r246, %r277;
	add.s32 	%r281, %r232, %r280;
	add.s32 	%r282, %r231, %r279;
	add.s32 	%r283, %r282, -40341101;
	add.s32 	%r284, %r281, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r283, 12;
	shr.b32 	%rhs, %r283, 20;
	add.u32 	%r285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 12;
	shr.b32 	%rhs, %r284, 20;
	add.u32 	%r286, %lhs, %rhs;
	}
	add.s32 	%r287, %r286, %r274;
	add.s32 	%r288, %r285, %r273;
	xor.b32  	%r289, %r274, %r260;
	xor.b32  	%r290, %r273, %r259;
	and.b32  	%r291, %r288, %r290;
	and.b32  	%r292, %r287, %r289;
	xor.b32  	%r293, %r260, %r292;
	xor.b32  	%r294, %r259, %r291;
	add.s32 	%r295, %r246, %r1082;
	add.s32 	%r296, %r245, %r1082;
	add.s32 	%r297, %r296, %r294;
	add.s32 	%r298, %r295, %r293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 17;
	shr.b32 	%rhs, %r298, 15;
	add.u32 	%r299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 17;
	shr.b32 	%rhs, %r297, 15;
	add.u32 	%r300, %lhs, %rhs;
	}
	add.s32 	%r301, %r300, %r288;
	add.s32 	%r302, %r299, %r287;
	xor.b32  	%r303, %r288, %r273;
	xor.b32  	%r304, %r287, %r274;
	and.b32  	%r305, %r302, %r304;
	and.b32  	%r306, %r301, %r303;
	xor.b32  	%r307, %r273, %r306;
	xor.b32  	%r308, %r274, %r305;
	add.s32 	%r309, %r260, %r308;
	add.s32 	%r310, %r259, %r307;
	add.s32 	%r311, %r310, 1236535329;
	add.s32 	%r312, %r309, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 22;
	shr.b32 	%rhs, %r312, 10;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 22;
	shr.b32 	%rhs, %r311, 10;
	add.u32 	%r314, %lhs, %rhs;
	}
	add.s32 	%r315, %r314, %r301;
	add.s32 	%r316, %r313, %r302;
	xor.b32  	%r317, %r316, %r302;
	xor.b32  	%r318, %r315, %r301;
	and.b32  	%r319, %r288, %r318;
	and.b32  	%r320, %r287, %r317;
	xor.b32  	%r321, %r302, %r320;
	xor.b32  	%r322, %r301, %r319;
	add.s32 	%r323, %r274, %r1083;
	add.s32 	%r324, %r273, %r1083;
	add.s32 	%r325, %r324, %r322;
	add.s32 	%r326, %r323, %r321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 5;
	shr.b32 	%rhs, %r325, 27;
	add.u32 	%r327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 5;
	shr.b32 	%rhs, %r326, 27;
	add.u32 	%r328, %lhs, %rhs;
	}
	add.s32 	%r329, %r328, %r316;
	add.s32 	%r330, %r327, %r315;
	xor.b32  	%r331, %r330, %r315;
	xor.b32  	%r332, %r329, %r316;
	and.b32  	%r333, %r302, %r332;
	and.b32  	%r334, %r301, %r331;
	xor.b32  	%r335, %r315, %r334;
	xor.b32  	%r336, %r316, %r333;
	add.s32 	%r337, %r287, %r336;
	add.s32 	%r338, %r288, %r335;
	add.s32 	%r339, %r338, -1069501632;
	add.s32 	%r340, %r337, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 9;
	shr.b32 	%rhs, %r339, 23;
	add.u32 	%r341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 9;
	shr.b32 	%rhs, %r340, 23;
	add.u32 	%r342, %lhs, %rhs;
	}
	add.s32 	%r343, %r342, %r329;
	add.s32 	%r344, %r341, %r330;
	xor.b32  	%r345, %r344, %r330;
	xor.b32  	%r346, %r343, %r329;
	and.b32  	%r347, %r316, %r346;
	and.b32  	%r348, %r315, %r345;
	xor.b32  	%r349, %r330, %r348;
	xor.b32  	%r350, %r329, %r347;
	add.s32 	%r351, %r302, %r350;
	add.s32 	%r352, %r301, %r349;
	add.s32 	%r353, %r352, 643717713;
	add.s32 	%r354, %r351, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 14;
	shr.b32 	%rhs, %r353, 18;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 14;
	shr.b32 	%rhs, %r354, 18;
	add.u32 	%r356, %lhs, %rhs;
	}
	add.s32 	%r357, %r356, %r343;
	add.s32 	%r358, %r355, %r344;
	add.s32 	%r359, %r315, %r108;
	add.s32 	%r360, %r316, %r107;
	xor.b32  	%r361, %r358, %r344;
	xor.b32  	%r362, %r357, %r343;
	and.b32  	%r363, %r329, %r362;
	and.b32  	%r364, %r330, %r361;
	xor.b32  	%r365, %r344, %r364;
	xor.b32  	%r366, %r343, %r363;
	add.s32 	%r367, %r360, %r366;
	add.s32 	%r368, %r359, %r365;
	add.s32 	%r369, %r368, -373897302;
	add.s32 	%r370, %r367, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 20;
	shr.b32 	%rhs, %r369, 12;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 20;
	shr.b32 	%rhs, %r370, 12;
	add.u32 	%r372, %lhs, %rhs;
	}
	add.s32 	%r373, %r372, %r357;
	add.s32 	%r374, %r371, %r358;
	xor.b32  	%r375, %r374, %r358;
	xor.b32  	%r376, %r373, %r357;
	and.b32  	%r377, %r343, %r376;
	and.b32  	%r378, %r344, %r375;
	xor.b32  	%r379, %r358, %r378;
	xor.b32  	%r380, %r357, %r377;
	add.s32 	%r381, %r329, %r380;
	add.s32 	%r382, %r330, %r379;
	add.s32 	%r383, %r382, -701558691;
	add.s32 	%r384, %r381, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 5;
	shr.b32 	%rhs, %r383, 27;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 5;
	shr.b32 	%rhs, %r384, 27;
	add.u32 	%r386, %lhs, %rhs;
	}
	add.s32 	%r387, %r386, %r373;
	add.s32 	%r388, %r385, %r374;
	xor.b32  	%r389, %r388, %r374;
	xor.b32  	%r390, %r387, %r373;
	and.b32  	%r391, %r357, %r390;
	and.b32  	%r392, %r358, %r389;
	xor.b32  	%r393, %r374, %r392;
	xor.b32  	%r394, %r373, %r391;
	add.s32 	%r395, %r343, %r394;
	add.s32 	%r396, %r344, %r393;
	add.s32 	%r397, %r396, 38016083;
	add.s32 	%r398, %r395, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 9;
	shr.b32 	%rhs, %r397, 23;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 9;
	shr.b32 	%rhs, %r398, 23;
	add.u32 	%r400, %lhs, %rhs;
	}
	add.s32 	%r401, %r400, %r387;
	add.s32 	%r402, %r399, %r388;
	xor.b32  	%r403, %r402, %r388;
	xor.b32  	%r404, %r401, %r387;
	and.b32  	%r405, %r373, %r404;
	and.b32  	%r406, %r374, %r403;
	xor.b32  	%r407, %r388, %r406;
	xor.b32  	%r408, %r387, %r405;
	add.s32 	%r409, %r357, %r408;
	add.s32 	%r410, %r358, %r407;
	add.s32 	%r411, %r410, -660478335;
	add.s32 	%r412, %r409, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 14;
	shr.b32 	%rhs, %r411, 18;
	add.u32 	%r413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 14;
	shr.b32 	%rhs, %r412, 18;
	add.u32 	%r414, %lhs, %rhs;
	}
	add.s32 	%r415, %r414, %r401;
	add.s32 	%r416, %r413, %r402;
	xor.b32  	%r417, %r416, %r402;
	xor.b32  	%r418, %r415, %r401;
	and.b32  	%r419, %r387, %r418;
	and.b32  	%r420, %r388, %r417;
	xor.b32  	%r421, %r402, %r420;
	xor.b32  	%r422, %r401, %r419;
	add.s32 	%r423, %r373, %r422;
	add.s32 	%r424, %r374, %r421;
	add.s32 	%r425, %r424, -405537848;
	add.s32 	%r426, %r423, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 20;
	shr.b32 	%rhs, %r425, 12;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 20;
	shr.b32 	%rhs, %r426, 12;
	add.u32 	%r428, %lhs, %rhs;
	}
	add.s32 	%r429, %r428, %r415;
	add.s32 	%r430, %r427, %r416;
	xor.b32  	%r431, %r430, %r416;
	xor.b32  	%r432, %r429, %r415;
	and.b32  	%r433, %r401, %r432;
	and.b32  	%r434, %r402, %r431;
	xor.b32  	%r435, %r416, %r434;
	xor.b32  	%r436, %r415, %r433;
	add.s32 	%r437, %r387, %r436;
	add.s32 	%r438, %r388, %r435;
	add.s32 	%r439, %r438, 568446438;
	add.s32 	%r440, %r437, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 5;
	shr.b32 	%rhs, %r440, 27;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 5;
	shr.b32 	%rhs, %r439, 27;
	add.u32 	%r442, %lhs, %rhs;
	}
	add.s32 	%r443, %r442, %r430;
	add.s32 	%r444, %r441, %r429;
	xor.b32  	%r445, %r444, %r429;
	xor.b32  	%r446, %r443, %r430;
	and.b32  	%r447, %r416, %r446;
	and.b32  	%r448, %r415, %r445;
	xor.b32  	%r449, %r429, %r448;
	xor.b32  	%r450, %r430, %r447;
	add.s32 	%r451, %r401, %r1084;
	add.s32 	%r452, %r402, %r1084;
	add.s32 	%r453, %r452, %r450;
	add.s32 	%r454, %r451, %r449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 9;
	shr.b32 	%rhs, %r454, 23;
	add.u32 	%r455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 9;
	shr.b32 	%rhs, %r453, 23;
	add.u32 	%r456, %lhs, %rhs;
	}
	add.s32 	%r457, %r456, %r443;
	add.s32 	%r458, %r455, %r444;
	xor.b32  	%r459, %r458, %r444;
	xor.b32  	%r460, %r457, %r443;
	and.b32  	%r461, %r430, %r460;
	and.b32  	%r462, %r429, %r459;
	xor.b32  	%r463, %r444, %r462;
	xor.b32  	%r464, %r443, %r461;
	add.s32 	%r465, %r415, %r1085;
	add.s32 	%r466, %r416, %r1085;
	add.s32 	%r467, %r466, %r464;
	add.s32 	%r468, %r465, %r463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r467, 14;
	shr.b32 	%rhs, %r467, 18;
	add.u32 	%r469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 14;
	shr.b32 	%rhs, %r468, 18;
	add.u32 	%r470, %lhs, %rhs;
	}
	add.s32 	%r471, %r470, %r458;
	add.s32 	%r472, %r469, %r457;
	xor.b32  	%r473, %r472, %r457;
	xor.b32  	%r474, %r471, %r458;
	and.b32  	%r475, %r444, %r474;
	and.b32  	%r476, %r443, %r473;
	xor.b32  	%r477, %r457, %r476;
	xor.b32  	%r478, %r458, %r475;
	add.s32 	%r479, %r429, %r478;
	add.s32 	%r480, %r430, %r477;
	add.s32 	%r481, %r480, 1163531501;
	add.s32 	%r482, %r479, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 20;
	shr.b32 	%rhs, %r481, 12;
	add.u32 	%r483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 20;
	shr.b32 	%rhs, %r482, 12;
	add.u32 	%r484, %lhs, %rhs;
	}
	add.s32 	%r485, %r484, %r471;
	add.s32 	%r486, %r483, %r472;
	xor.b32  	%r487, %r486, %r472;
	xor.b32  	%r488, %r485, %r471;
	and.b32  	%r489, %r458, %r488;
	and.b32  	%r490, %r457, %r487;
	xor.b32  	%r491, %r472, %r490;
	xor.b32  	%r492, %r471, %r489;
	add.s32 	%r493, %r444, %r492;
	add.s32 	%r494, %r443, %r491;
	add.s32 	%r495, %r494, -1444681467;
	add.s32 	%r496, %r493, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 5;
	shr.b32 	%rhs, %r496, 27;
	add.u32 	%r497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 5;
	shr.b32 	%rhs, %r495, 27;
	add.u32 	%r498, %lhs, %rhs;
	}
	add.s32 	%r499, %r498, %r486;
	add.s32 	%r500, %r497, %r485;
	xor.b32  	%r501, %r500, %r485;
	xor.b32  	%r502, %r499, %r486;
	and.b32  	%r503, %r472, %r502;
	and.b32  	%r504, %r471, %r501;
	xor.b32  	%r505, %r485, %r504;
	xor.b32  	%r506, %r486, %r503;
	add.s32 	%r507, %r458, %r1086;
	add.s32 	%r508, %r457, %r1086;
	add.s32 	%r509, %r508, %r506;
	add.s32 	%r510, %r507, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 9;
	shr.b32 	%rhs, %r509, 23;
	add.u32 	%r511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 9;
	shr.b32 	%rhs, %r510, 23;
	add.u32 	%r512, %lhs, %rhs;
	}
	add.s32 	%r513, %r512, %r500;
	add.s32 	%r514, %r511, %r499;
	xor.b32  	%r515, %r514, %r499;
	xor.b32  	%r516, %r513, %r500;
	and.b32  	%r517, %r485, %r516;
	and.b32  	%r518, %r486, %r515;
	xor.b32  	%r519, %r499, %r518;
	xor.b32  	%r520, %r500, %r517;
	add.s32 	%r521, %r471, %r520;
	add.s32 	%r522, %r472, %r519;
	add.s32 	%r523, %r522, 1735328473;
	add.s32 	%r524, %r521, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 14;
	shr.b32 	%rhs, %r523, 18;
	add.u32 	%r525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 14;
	shr.b32 	%rhs, %r524, 18;
	add.u32 	%r526, %lhs, %rhs;
	}
	add.s32 	%r527, %r526, %r513;
	add.s32 	%r528, %r525, %r514;
	xor.b32  	%r529, %r528, %r514;
	xor.b32  	%r530, %r527, %r513;
	and.b32  	%r531, %r500, %r530;
	and.b32  	%r532, %r499, %r529;
	xor.b32  	%r533, %r514, %r532;
	xor.b32  	%r534, %r513, %r531;
	add.s32 	%r535, %r485, %r534;
	add.s32 	%r536, %r486, %r533;
	add.s32 	%r537, %r536, -1926607734;
	add.s32 	%r538, %r535, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 20;
	shr.b32 	%rhs, %r538, 12;
	add.u32 	%r539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r537, 20;
	shr.b32 	%rhs, %r537, 12;
	add.u32 	%r540, %lhs, %rhs;
	}
	add.s32 	%r541, %r540, %r528;
	add.s32 	%r542, %r539, %r527;
	xor.b32  	%r543, %r542, %r527;
	xor.b32  	%r544, %r541, %r528;
	xor.b32  	%r545, %r544, %r514;
	xor.b32  	%r546, %r543, %r513;
	add.s32 	%r547, %r500, %r546;
	add.s32 	%r548, %r499, %r545;
	add.s32 	%r549, %r548, -378558;
	add.s32 	%r550, %r547, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 4;
	shr.b32 	%rhs, %r549, 28;
	add.u32 	%r551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 4;
	shr.b32 	%rhs, %r550, 28;
	add.u32 	%r552, %lhs, %rhs;
	}
	add.s32 	%r553, %r552, %r542;
	add.s32 	%r554, %r551, %r541;
	xor.b32  	%r555, %r554, %r544;
	xor.b32  	%r556, %r553, %r543;
	add.s32 	%r557, %r513, %r556;
	add.s32 	%r558, %r514, %r555;
	add.s32 	%r559, %r558, -2022574463;
	add.s32 	%r560, %r557, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 11;
	shr.b32 	%rhs, %r560, 21;
	add.u32 	%r561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 11;
	shr.b32 	%rhs, %r559, 21;
	add.u32 	%r562, %lhs, %rhs;
	}
	add.s32 	%r563, %r562, %r554;
	add.s32 	%r564, %r561, %r553;
	xor.b32  	%r565, %r564, %r553;
	xor.b32  	%r566, %r563, %r554;
	xor.b32  	%r567, %r566, %r541;
	xor.b32  	%r568, %r565, %r542;
	add.s32 	%r569, %r527, %r568;
	add.s32 	%r570, %r528, %r567;
	add.s32 	%r571, %r570, 1839030562;
	add.s32 	%r572, %r569, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 16;
	shr.b32 	%rhs, %r572, 16;
	add.u32 	%r573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r571, 16;
	shr.b32 	%rhs, %r571, 16;
	add.u32 	%r574, %lhs, %rhs;
	}
	add.s32 	%r575, %r574, %r563;
	add.s32 	%r576, %r573, %r564;
	xor.b32  	%r577, %r576, %r565;
	xor.b32  	%r578, %r575, %r566;
	add.s32 	%r579, %r542, %r1087;
	add.s32 	%r580, %r541, %r1087;
	add.s32 	%r581, %r580, %r578;
	add.s32 	%r582, %r579, %r577;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 23;
	shr.b32 	%rhs, %r581, 9;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r582, 23;
	shr.b32 	%rhs, %r582, 9;
	add.u32 	%r584, %lhs, %rhs;
	}
	add.s32 	%r585, %r584, %r576;
	add.s32 	%r586, %r583, %r575;
	xor.b32  	%r587, %r586, %r575;
	xor.b32  	%r588, %r585, %r576;
	xor.b32  	%r589, %r588, %r564;
	xor.b32  	%r590, %r587, %r563;
	add.s32 	%r591, %r553, %r1088;
	add.s32 	%r592, %r554, %r1088;
	add.s32 	%r593, %r592, %r590;
	add.s32 	%r594, %r591, %r589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 4;
	shr.b32 	%rhs, %r593, 28;
	add.u32 	%r595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r594, 4;
	shr.b32 	%rhs, %r594, 28;
	add.u32 	%r596, %lhs, %rhs;
	}
	add.s32 	%r597, %r596, %r585;
	add.s32 	%r598, %r595, %r586;
	xor.b32  	%r599, %r598, %r587;
	xor.b32  	%r600, %r597, %r588;
	add.s32 	%r601, %r564, %r600;
	add.s32 	%r602, %r563, %r599;
	add.s32 	%r603, %r602, 1272893353;
	add.s32 	%r604, %r601, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 11;
	shr.b32 	%rhs, %r604, 21;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 11;
	shr.b32 	%rhs, %r603, 21;
	add.u32 	%r606, %lhs, %rhs;
	}
	add.s32 	%r607, %r606, %r598;
	add.s32 	%r608, %r605, %r597;
	xor.b32  	%r609, %r608, %r597;
	xor.b32  	%r610, %r607, %r598;
	xor.b32  	%r611, %r610, %r586;
	xor.b32  	%r612, %r609, %r585;
	add.s32 	%r613, %r576, %r612;
	add.s32 	%r614, %r575, %r611;
	add.s32 	%r615, %r614, -155497632;
	add.s32 	%r616, %r613, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r615, 16;
	shr.b32 	%rhs, %r615, 16;
	add.u32 	%r617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 16;
	shr.b32 	%rhs, %r616, 16;
	add.u32 	%r618, %lhs, %rhs;
	}
	add.s32 	%r619, %r618, %r608;
	add.s32 	%r620, %r617, %r607;
	xor.b32  	%r621, %r620, %r610;
	xor.b32  	%r622, %r619, %r609;
	add.s32 	%r623, %r585, %r622;
	add.s32 	%r624, %r586, %r621;
	add.s32 	%r625, %r624, -1094730640;
	add.s32 	%r626, %r623, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 23;
	shr.b32 	%rhs, %r626, 9;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 23;
	shr.b32 	%rhs, %r625, 9;
	add.u32 	%r628, %lhs, %rhs;
	}
	add.s32 	%r629, %r628, %r620;
	add.s32 	%r630, %r627, %r619;
	xor.b32  	%r631, %r630, %r619;
	xor.b32  	%r632, %r629, %r620;
	xor.b32  	%r633, %r632, %r607;
	xor.b32  	%r634, %r631, %r608;
	add.s32 	%r635, %r597, %r634;
	add.s32 	%r636, %r598, %r633;
	add.s32 	%r637, %r636, 681279174;
	add.s32 	%r638, %r635, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 4;
	shr.b32 	%rhs, %r637, 28;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 4;
	shr.b32 	%rhs, %r638, 28;
	add.u32 	%r640, %lhs, %rhs;
	}
	add.s32 	%r641, %r640, %r630;
	add.s32 	%r642, %r639, %r629;
	add.s32 	%r643, %r607, %r108;
	add.s32 	%r644, %r608, %r107;
	xor.b32  	%r645, %r642, %r632;
	xor.b32  	%r646, %r641, %r631;
	add.s32 	%r647, %r644, %r646;
	add.s32 	%r648, %r643, %r645;
	add.s32 	%r649, %r648, -358537222;
	add.s32 	%r650, %r647, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 11;
	shr.b32 	%rhs, %r649, 21;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 11;
	shr.b32 	%rhs, %r650, 21;
	add.u32 	%r652, %lhs, %rhs;
	}
	add.s32 	%r653, %r652, %r641;
	add.s32 	%r654, %r651, %r642;
	xor.b32  	%r655, %r654, %r642;
	xor.b32  	%r656, %r653, %r641;
	xor.b32  	%r657, %r656, %r630;
	xor.b32  	%r658, %r655, %r629;
	add.s32 	%r659, %r619, %r1089;
	add.s32 	%r660, %r620, %r1089;
	add.s32 	%r661, %r660, %r658;
	add.s32 	%r662, %r659, %r657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 16;
	shr.b32 	%rhs, %r661, 16;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 16;
	shr.b32 	%rhs, %r662, 16;
	add.u32 	%r664, %lhs, %rhs;
	}
	add.s32 	%r665, %r664, %r653;
	add.s32 	%r666, %r663, %r654;
	xor.b32  	%r667, %r666, %r655;
	xor.b32  	%r668, %r665, %r656;
	add.s32 	%r669, %r630, %r668;
	add.s32 	%r670, %r629, %r667;
	add.s32 	%r671, %r670, 76029189;
	add.s32 	%r672, %r669, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 23;
	shr.b32 	%rhs, %r672, 9;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 23;
	shr.b32 	%rhs, %r671, 9;
	add.u32 	%r674, %lhs, %rhs;
	}
	add.s32 	%r675, %r674, %r666;
	add.s32 	%r676, %r673, %r665;
	xor.b32  	%r677, %r676, %r665;
	xor.b32  	%r678, %r675, %r666;
	xor.b32  	%r679, %r678, %r654;
	xor.b32  	%r680, %r677, %r653;
	add.s32 	%r681, %r641, %r680;
	add.s32 	%r682, %r642, %r679;
	add.s32 	%r683, %r682, -640364487;
	add.s32 	%r684, %r681, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 4;
	shr.b32 	%rhs, %r683, 28;
	add.u32 	%r685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 4;
	shr.b32 	%rhs, %r684, 28;
	add.u32 	%r686, %lhs, %rhs;
	}
	add.s32 	%r687, %r686, %r676;
	add.s32 	%r688, %r685, %r675;
	xor.b32  	%r689, %r688, %r678;
	xor.b32  	%r690, %r687, %r677;
	add.s32 	%r691, %r653, %r690;
	add.s32 	%r692, %r654, %r689;
	add.s32 	%r693, %r692, -421815835;
	add.s32 	%r694, %r691, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 11;
	shr.b32 	%rhs, %r694, 21;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 11;
	shr.b32 	%rhs, %r693, 21;
	add.u32 	%r696, %lhs, %rhs;
	}
	add.s32 	%r697, %r696, %r688;
	add.s32 	%r698, %r695, %r687;
	xor.b32  	%r699, %r698, %r687;
	xor.b32  	%r700, %r697, %r688;
	xor.b32  	%r701, %r700, %r675;
	xor.b32  	%r702, %r699, %r676;
	add.s32 	%r703, %r665, %r702;
	add.s32 	%r704, %r666, %r701;
	add.s32 	%r705, %r704, 530742520;
	add.s32 	%r706, %r703, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 16;
	shr.b32 	%rhs, %r706, 16;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 16;
	shr.b32 	%rhs, %r705, 16;
	add.u32 	%r708, %lhs, %rhs;
	}
	add.s32 	%r709, %r708, %r697;
	add.s32 	%r710, %r707, %r698;
	xor.b32  	%r711, %r710, %r699;
	xor.b32  	%r712, %r709, %r700;
	add.s32 	%r713, %r676, %r1090;
	add.s32 	%r714, %r675, %r1090;
	add.s32 	%r715, %r714, %r712;
	add.s32 	%r716, %r713, %r711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r716, 23;
	shr.b32 	%rhs, %r716, 9;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 23;
	shr.b32 	%rhs, %r715, 9;
	add.u32 	%r718, %lhs, %rhs;
	}
	add.s32 	%r719, %r718, %r709;
	add.s32 	%r720, %r717, %r710;
	add.s32 	%r721, %r688, %r108;
	add.s32 	%r722, %r687, %r107;
	not.b32 	%r723, %r697;
	not.b32 	%r724, %r698;
	or.b32  	%r725, %r720, %r724;
	or.b32  	%r726, %r719, %r723;
	xor.b32  	%r727, %r709, %r726;
	xor.b32  	%r728, %r710, %r725;
	add.s32 	%r729, %r722, %r728;
	add.s32 	%r730, %r721, %r727;
	add.s32 	%r731, %r730, -198630844;
	add.s32 	%r732, %r729, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 6;
	shr.b32 	%rhs, %r732, 26;
	add.u32 	%r733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r731, 6;
	shr.b32 	%rhs, %r731, 26;
	add.u32 	%r734, %lhs, %rhs;
	}
	add.s32 	%r735, %r734, %r719;
	add.s32 	%r736, %r733, %r720;
	not.b32 	%r737, %r709;
	not.b32 	%r738, %r710;
	or.b32  	%r739, %r736, %r738;
	or.b32  	%r740, %r735, %r737;
	xor.b32  	%r741, %r719, %r740;
	xor.b32  	%r742, %r720, %r739;
	add.s32 	%r743, %r698, %r742;
	add.s32 	%r744, %r697, %r741;
	add.s32 	%r745, %r744, 1126891415;
	add.s32 	%r746, %r743, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r745, 10;
	shr.b32 	%rhs, %r745, 22;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 10;
	shr.b32 	%rhs, %r746, 22;
	add.u32 	%r748, %lhs, %rhs;
	}
	add.s32 	%r749, %r748, %r736;
	add.s32 	%r750, %r747, %r735;
	not.b32 	%r751, %r720;
	not.b32 	%r752, %r719;
	or.b32  	%r753, %r750, %r752;
	or.b32  	%r754, %r749, %r751;
	xor.b32  	%r755, %r736, %r754;
	xor.b32  	%r756, %r735, %r753;
	add.s32 	%r757, %r710, %r1091;
	add.s32 	%r758, %r709, %r1091;
	add.s32 	%r759, %r758, %r756;
	add.s32 	%r760, %r757, %r755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 15;
	shr.b32 	%rhs, %r760, 17;
	add.u32 	%r761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r759, 15;
	shr.b32 	%rhs, %r759, 17;
	add.u32 	%r762, %lhs, %rhs;
	}
	add.s32 	%r763, %r762, %r750;
	add.s32 	%r764, %r761, %r749;
	not.b32 	%r765, %r735;
	not.b32 	%r766, %r736;
	or.b32  	%r767, %r764, %r766;
	or.b32  	%r768, %r763, %r765;
	xor.b32  	%r769, %r750, %r768;
	xor.b32  	%r770, %r749, %r767;
	add.s32 	%r771, %r720, %r770;
	add.s32 	%r772, %r719, %r769;
	add.s32 	%r773, %r772, -57434055;
	add.s32 	%r774, %r771, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 21;
	shr.b32 	%rhs, %r774, 11;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 21;
	shr.b32 	%rhs, %r773, 11;
	add.u32 	%r776, %lhs, %rhs;
	}
	add.s32 	%r777, %r776, %r763;
	add.s32 	%r778, %r775, %r764;
	not.b32 	%r779, %r750;
	not.b32 	%r780, %r749;
	or.b32  	%r781, %r778, %r780;
	or.b32  	%r782, %r777, %r779;
	xor.b32  	%r783, %r763, %r782;
	xor.b32  	%r784, %r764, %r781;
	add.s32 	%r785, %r736, %r784;
	add.s32 	%r786, %r735, %r783;
	add.s32 	%r787, %r786, 1700485571;
	add.s32 	%r788, %r785, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r787, 6;
	shr.b32 	%rhs, %r787, 26;
	add.u32 	%r789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r788, 6;
	shr.b32 	%rhs, %r788, 26;
	add.u32 	%r790, %lhs, %rhs;
	}
	add.s32 	%r791, %r790, %r778;
	add.s32 	%r792, %r789, %r777;
	not.b32 	%r793, %r764;
	not.b32 	%r794, %r763;
	or.b32  	%r795, %r792, %r794;
	or.b32  	%r796, %r791, %r793;
	xor.b32  	%r797, %r778, %r796;
	xor.b32  	%r798, %r777, %r795;
	add.s32 	%r799, %r749, %r1092;
	add.s32 	%r800, %r750, %r1092;
	add.s32 	%r801, %r800, %r798;
	add.s32 	%r802, %r799, %r797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 10;
	shr.b32 	%rhs, %r802, 22;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 10;
	shr.b32 	%rhs, %r801, 22;
	add.u32 	%r804, %lhs, %rhs;
	}
	add.s32 	%r805, %r804, %r792;
	add.s32 	%r806, %r803, %r791;
	not.b32 	%r807, %r777;
	not.b32 	%r808, %r778;
	or.b32  	%r809, %r806, %r808;
	or.b32  	%r810, %r805, %r807;
	xor.b32  	%r811, %r792, %r810;
	xor.b32  	%r812, %r791, %r809;
	add.s32 	%r813, %r764, %r812;
	add.s32 	%r814, %r763, %r811;
	add.s32 	%r815, %r814, -1051523;
	add.s32 	%r816, %r813, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 15;
	shr.b32 	%rhs, %r815, 17;
	add.u32 	%r817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r816, 15;
	shr.b32 	%rhs, %r816, 17;
	add.u32 	%r818, %lhs, %rhs;
	}
	add.s32 	%r819, %r818, %r806;
	add.s32 	%r820, %r817, %r805;
	not.b32 	%r821, %r791;
	not.b32 	%r822, %r792;
	or.b32  	%r823, %r820, %r822;
	or.b32  	%r824, %r819, %r821;
	xor.b32  	%r825, %r806, %r824;
	xor.b32  	%r826, %r805, %r823;
	add.s32 	%r827, %r778, %r1093;
	add.s32 	%r828, %r777, %r1093;
	add.s32 	%r829, %r828, %r826;
	add.s32 	%r830, %r827, %r825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 21;
	shr.b32 	%rhs, %r830, 11;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 21;
	shr.b32 	%rhs, %r829, 11;
	add.u32 	%r832, %lhs, %rhs;
	}
	add.s32 	%r833, %r832, %r820;
	add.s32 	%r834, %r831, %r819;
	not.b32 	%r835, %r805;
	not.b32 	%r836, %r806;
	or.b32  	%r837, %r834, %r836;
	or.b32  	%r838, %r833, %r835;
	xor.b32  	%r839, %r820, %r838;
	xor.b32  	%r840, %r819, %r837;
	add.s32 	%r841, %r791, %r840;
	add.s32 	%r842, %r792, %r839;
	add.s32 	%r843, %r842, 1873313359;
	add.s32 	%r844, %r841, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 6;
	shr.b32 	%rhs, %r844, 26;
	add.u32 	%r845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r843, 6;
	shr.b32 	%rhs, %r843, 26;
	add.u32 	%r846, %lhs, %rhs;
	}
	add.s32 	%r847, %r846, %r833;
	add.s32 	%r848, %r845, %r834;
	not.b32 	%r849, %r820;
	not.b32 	%r850, %r819;
	or.b32  	%r851, %r848, %r850;
	or.b32  	%r852, %r847, %r849;
	xor.b32  	%r853, %r833, %r852;
	xor.b32  	%r854, %r834, %r851;
	add.s32 	%r855, %r806, %r854;
	add.s32 	%r856, %r805, %r853;
	add.s32 	%r857, %r856, -30611744;
	add.s32 	%r858, %r855, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 10;
	shr.b32 	%rhs, %r858, 22;
	add.u32 	%r859, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 10;
	shr.b32 	%rhs, %r857, 22;
	add.u32 	%r860, %lhs, %rhs;
	}
	add.s32 	%r861, %r860, %r847;
	add.s32 	%r862, %r859, %r848;
	not.b32 	%r863, %r833;
	not.b32 	%r864, %r834;
	or.b32  	%r865, %r862, %r864;
	or.b32  	%r866, %r861, %r863;
	xor.b32  	%r867, %r847, %r866;
	xor.b32  	%r868, %r848, %r865;
	add.s32 	%r869, %r819, %r868;
	add.s32 	%r870, %r820, %r867;
	add.s32 	%r871, %r870, -1560198380;
	add.s32 	%r872, %r869, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 15;
	shr.b32 	%rhs, %r872, 17;
	add.u32 	%r873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r871, 15;
	shr.b32 	%rhs, %r871, 17;
	add.u32 	%r874, %lhs, %rhs;
	}
	add.s32 	%r875, %r874, %r861;
	add.s32 	%r876, %r873, %r862;
	not.b32 	%r877, %r847;
	not.b32 	%r878, %r848;
	or.b32  	%r879, %r876, %r878;
	or.b32  	%r880, %r875, %r877;
	xor.b32  	%r881, %r861, %r880;
	xor.b32  	%r882, %r862, %r879;
	add.s32 	%r883, %r834, %r882;
	add.s32 	%r884, %r833, %r881;
	add.s32 	%r885, %r884, 1309151649;
	add.s32 	%r886, %r883, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 21;
	shr.b32 	%rhs, %r886, 11;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 21;
	shr.b32 	%rhs, %r885, 11;
	add.u32 	%r888, %lhs, %rhs;
	}
	add.s32 	%r889, %r888, %r875;
	add.s32 	%r890, %r887, %r876;
	not.b32 	%r891, %r861;
	not.b32 	%r892, %r862;
	or.b32  	%r893, %r890, %r892;
	or.b32  	%r894, %r889, %r891;
	xor.b32  	%r895, %r875, %r894;
	xor.b32  	%r896, %r876, %r893;
	add.s32 	%r897, %r848, %r896;
	add.s32 	%r898, %r847, %r895;
	add.s32 	%r899, %r898, -145523070;
	add.s32 	%r900, %r897, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 6;
	shr.b32 	%rhs, %r899, 26;
	add.u32 	%r901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 6;
	shr.b32 	%rhs, %r900, 26;
	add.u32 	%r902, %lhs, %rhs;
	}
	not.b32 	%r903, %r875;
	not.b32 	%r904, %r876;
	add.s32 	%r41, %r902, %r890;
	or.b32  	%r905, %r41, %r904;
	add.s32 	%r37, %r901, %r889;
	or.b32  	%r906, %r37, %r903;
	xor.b32  	%r907, %r889, %r906;
	xor.b32  	%r908, %r890, %r905;
	add.s32 	%r909, %r862, %r908;
	add.s32 	%r910, %r861, %r907;
	add.s32 	%r911, %r910, -1120210379;
	add.s32 	%r912, %r909, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 10;
	shr.b32 	%rhs, %r912, 22;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 10;
	shr.b32 	%rhs, %r911, 22;
	add.u32 	%r914, %lhs, %rhs;
	}
	not.b32 	%r915, %r890;
	not.b32 	%r916, %r889;
	add.s32 	%r38, %r914, %r37;
	or.b32  	%r917, %r38, %r916;
	add.s32 	%r42, %r913, %r41;
	or.b32  	%r918, %r42, %r915;
	xor.b32  	%r919, %r41, %r918;
	xor.b32  	%r920, %r37, %r917;
	add.s32 	%r921, %r876, %r1094;
	add.s32 	%r922, %r875, %r1094;
	add.s32 	%r923, %r922, %r920;
	add.s32 	%r924, %r921, %r919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 15;
	shr.b32 	%rhs, %r923, 17;
	add.u32 	%r925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 15;
	shr.b32 	%rhs, %r924, 17;
	add.u32 	%r926, %lhs, %rhs;
	}
	not.b32 	%r927, %r37;
	not.b32 	%r928, %r41;
	add.s32 	%r43, %r926, %r42;
	or.b32  	%r929, %r43, %r928;
	add.s32 	%r39, %r925, %r38;
	or.b32  	%r930, %r39, %r927;
	xor.b32  	%r931, %r38, %r930;
	xor.b32  	%r932, %r42, %r929;
	add.s32 	%r933, %r890, %r932;
	add.s32 	%r934, %r889, %r931;
	add.s32 	%r935, %r934, -343485551;
	add.s32 	%r936, %r933, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 21;
	shr.b32 	%rhs, %r936, 11;
	add.u32 	%r937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 21;
	shr.b32 	%rhs, %r935, 11;
	add.u32 	%r938, %lhs, %rhs;
	}
	add.s32 	%r40, %r938, %r39;
	add.s32 	%r44, %r937, %r43;
	and.b32  	%r939, %r1078, 31;
	shr.u32 	%r940, %r37, %r939;
	and.b32  	%r941, %r940, %r85;
	mul.wide.u32 	%rd24, %r941, 4;
	add.s64 	%rd25, %rd7, %rd24;
	and.b32  	%r942, %r37, 31;
	mov.u32 	%r943, 1;
	shl.b32 	%r45, %r943, %r942;
	ld.global.u32 	%r944, [%rd25];
	and.b32  	%r945, %r944, %r45;
	setp.eq.s32	%p3, %r945, 0;
	@%p3 bra 	BB3_30;

	mov.u32 	%r1068, 1;
	shr.u32 	%r947, %r38, %r939;
	and.b32  	%r948, %r947, %r85;
	mul.wide.u32 	%rd26, %r948, 4;
	add.s64 	%rd27, %rd8, %rd26;
	and.b32  	%r949, %r38, 31;
	shl.b32 	%r46, %r1068, %r949;
	ld.global.u32 	%r951, [%rd27];
	and.b32  	%r952, %r951, %r46;
	setp.eq.s32	%p4, %r952, 0;
	@%p4 bra 	BB3_30;

	mov.u32 	%r1069, 1;
	shr.u32 	%r954, %r39, %r939;
	and.b32  	%r955, %r954, %r85;
	mul.wide.u32 	%rd28, %r955, 4;
	add.s64 	%rd29, %rd9, %rd28;
	and.b32  	%r956, %r39, 31;
	shl.b32 	%r47, %r1069, %r956;
	ld.global.u32 	%r958, [%rd29];
	and.b32  	%r959, %r958, %r47;
	setp.eq.s32	%p5, %r959, 0;
	@%p5 bra 	BB3_30;

	mov.u32 	%r1070, 1;
	shr.u32 	%r961, %r40, %r939;
	and.b32  	%r962, %r961, %r85;
	mul.wide.u32 	%rd30, %r962, 4;
	add.s64 	%rd31, %rd10, %rd30;
	and.b32  	%r963, %r40, 31;
	shl.b32 	%r48, %r1070, %r963;
	ld.global.u32 	%r965, [%rd31];
	and.b32  	%r966, %r965, %r48;
	setp.eq.s32	%p6, %r966, 0;
	@%p6 bra 	BB3_30;

	and.b32  	%r1073, %r37, 31;
	mov.u32 	%r1072, 1;
	shl.b32 	%r1071, %r1072, %r1073;
	and.b32  	%r967, %r87, 31;
	shr.u32 	%r968, %r37, %r967;
	and.b32  	%r969, %r968, %r85;
	mul.wide.u32 	%rd32, %r969, 4;
	add.s64 	%rd33, %rd11, %rd32;
	ld.global.u32 	%r970, [%rd33];
	and.b32  	%r971, %r970, %r1071;
	setp.eq.s32	%p7, %r971, 0;
	@%p7 bra 	BB3_30;

	shr.u32 	%r973, %r38, %r967;
	and.b32  	%r974, %r973, %r85;
	mul.wide.u32 	%rd34, %r974, 4;
	add.s64 	%rd35, %rd12, %rd34;
	ld.global.u32 	%r975, [%rd35];
	and.b32  	%r976, %r975, %r46;
	setp.eq.s32	%p8, %r976, 0;
	@%p8 bra 	BB3_30;

	shr.u32 	%r978, %r39, %r967;
	and.b32  	%r979, %r978, %r85;
	mul.wide.u32 	%rd36, %r979, 4;
	add.s64 	%rd37, %rd13, %rd36;
	ld.global.u32 	%r980, [%rd37];
	and.b32  	%r981, %r980, %r47;
	setp.eq.s32	%p9, %r981, 0;
	@%p9 bra 	BB3_30;

	shr.u32 	%r983, %r40, %r967;
	and.b32  	%r984, %r983, %r85;
	mul.wide.u32 	%rd38, %r984, 4;
	add.s64 	%rd39, %rd14, %rd38;
	ld.global.u32 	%r985, [%rd39];
	and.b32  	%r986, %r985, %r48;
	setp.eq.s32	%p10, %r986, 0;
	@%p10 bra 	BB3_30;

	setp.eq.s32	%p11, %r90, 0;
	mov.u32 	%r1097, 0;
	mov.u32 	%r987, -1;
	mov.u32 	%r1096, %r90;
	@%p11 bra 	BB3_24;

BB3_12:
	mov.u32 	%r1098, 1;
	shr.u32 	%r51, %r1096, 1;
	add.s32 	%r1099, %r51, %r1097;
	cvt.u64.u32	%rd40, %r1099;
	cvt.u64.u32	%rd41, %r91;
	add.s64 	%rd42, %rd40, %rd41;
	shl.b64 	%rd43, %rd42, 4;
	add.s64 	%rd2, %rd16, %rd43;
	ld.global.u32 	%r53, [%rd2+4];
	setp.gt.u32	%p12, %r40, %r53;
	@%p12 bra 	BB3_22;

	setp.lt.u32	%p13, %r40, %r53;
	mov.u32 	%r990, -1;
	@%p13 bra 	BB3_14;
	bra.uni 	BB3_15;

BB3_14:
	mov.u32 	%r1098, %r990;
	bra.uni 	BB3_22;

BB3_15:
	mov.u32 	%r1098, 1;
	ld.global.u32 	%r54, [%rd2+8];
	setp.gt.u32	%p14, %r39, %r54;
	@%p14 bra 	BB3_22;

	setp.lt.u32	%p15, %r39, %r54;
	@%p15 bra 	BB3_17;
	bra.uni 	BB3_18;

BB3_17:
	mov.u32 	%r1098, %r990;
	bra.uni 	BB3_22;

BB3_18:
	mov.u32 	%r1098, 1;
	ld.global.u32 	%r55, [%rd2+12];
	setp.gt.u32	%p16, %r38, %r55;
	@%p16 bra 	BB3_22;

	setp.lt.u32	%p17, %r38, %r55;
	mov.u32 	%r1098, %r990;
	@%p17 bra 	BB3_22;

	mov.u32 	%r1098, 1;
	ld.global.u32 	%r56, [%rd2];
	setp.gt.u32	%p18, %r37, %r56;
	@%p18 bra 	BB3_22;

	setp.lt.u32	%p19, %r37, %r56;
	selp.b32	%r1098, -1, 0, %p19;

BB3_22:
	add.s32 	%r996, %r51, 1;
	setp.gt.s32	%p20, %r1098, 0;
	selp.b32	%r997, %r996, 0, %p20;
	add.s32 	%r1097, %r997, %r1097;
	selp.b32	%r998, -1, 0, %p20;
	add.s32 	%r999, %r998, %r1096;
	shr.u32 	%r1096, %r999, 1;
	setp.eq.s32	%p21, %r1098, 0;
	@%p21 bra 	BB3_25;

	setp.ne.s32	%p22, %r1096, 0;
	@%p22 bra 	BB3_12;

BB3_24:
	mov.u32 	%r1099, %r987;

BB3_25:
	setp.eq.s32	%p23, %r1099, -1;
	@%p23 bra 	BB3_30;

	add.s32 	%r62, %r1099, %r91;
	mul.wide.u32 	%rd44, %r62, 4;
	add.s64 	%rd45, %rd17, %rd44;
	atom.global.add.u32 	%r1001, [%rd45], 1;
	setp.ne.s32	%p24, %r1001, 0;
	@%p24 bra 	BB3_30;

	atom.global.add.u32 	%r63, [%rd18], 1;
	setp.lt.u32	%p25, %r63, %r90;
	@%p25 bra 	BB3_29;
	bra.uni 	BB3_28;

BB3_29:
	mul.wide.u32 	%rd46, %r63, 24;
	add.s64 	%rd47, %rd15, %rd46;
	st.global.v2.u32 	[%rd47+16], {%r1099, %r62};
	st.global.v2.u32 	[%rd47+8], {%r1095, %r88};
	st.global.u64 	[%rd47], %rd1;
	bra.uni 	BB3_30;

BB3_28:
	atom.global.add.u32 	%r1002, [%rd18], -1;

BB3_30:
	shr.u32 	%r1004, %r41, %r939;
	and.b32  	%r1005, %r1004, %r85;
	mul.wide.u32 	%rd48, %r1005, 4;
	add.s64 	%rd49, %rd7, %rd48;
	and.b32  	%r1006, %r41, 31;
	mov.u32 	%r1007, 1;
	shl.b32 	%r64, %r1007, %r1006;
	ld.global.u32 	%r1008, [%rd49];
	and.b32  	%r1009, %r1008, %r64;
	setp.eq.s32	%p26, %r1009, 0;
	@%p26 bra 	BB3_58;

	shr.u32 	%r1011, %r42, %r939;
	and.b32  	%r1012, %r1011, %r85;
	mul.wide.u32 	%rd50, %r1012, 4;
	add.s64 	%rd51, %rd8, %rd50;
	and.b32  	%r1013, %r42, 31;
	shl.b32 	%r65, %r1007, %r1013;
	ld.global.u32 	%r1015, [%rd51];
	and.b32  	%r1016, %r1015, %r65;
	setp.eq.s32	%p27, %r1016, 0;
	@%p27 bra 	BB3_58;

	shr.u32 	%r1018, %r43, %r939;
	and.b32  	%r1019, %r1018, %r85;
	mul.wide.u32 	%rd52, %r1019, 4;
	add.s64 	%rd53, %rd9, %rd52;
	and.b32  	%r1020, %r43, 31;
	shl.b32 	%r66, %r1007, %r1020;
	ld.global.u32 	%r1022, [%rd53];
	and.b32  	%r1023, %r1022, %r66;
	setp.eq.s32	%p28, %r1023, 0;
	@%p28 bra 	BB3_58;

	shr.u32 	%r1025, %r44, %r939;
	and.b32  	%r1026, %r1025, %r85;
	mul.wide.u32 	%rd54, %r1026, 4;
	add.s64 	%rd55, %rd10, %rd54;
	and.b32  	%r1027, %r44, 31;
	shl.b32 	%r67, %r1007, %r1027;
	ld.global.u32 	%r1029, [%rd55];
	and.b32  	%r1030, %r1029, %r67;
	setp.eq.s32	%p29, %r1030, 0;
	@%p29 bra 	BB3_58;

	and.b32  	%r1031, %r87, 31;
	shr.u32 	%r1032, %r41, %r1031;
	and.b32  	%r1033, %r1032, %r85;
	mul.wide.u32 	%rd56, %r1033, 4;
	add.s64 	%rd57, %rd11, %rd56;
	ld.global.u32 	%r1034, [%rd57];
	and.b32  	%r1035, %r1034, %r64;
	setp.eq.s32	%p30, %r1035, 0;
	@%p30 bra 	BB3_58;

	shr.u32 	%r1037, %r42, %r1031;
	and.b32  	%r1038, %r1037, %r85;
	mul.wide.u32 	%rd58, %r1038, 4;
	add.s64 	%rd59, %rd12, %rd58;
	ld.global.u32 	%r1039, [%rd59];
	and.b32  	%r1040, %r1039, %r65;
	setp.eq.s32	%p31, %r1040, 0;
	@%p31 bra 	BB3_58;

	shr.u32 	%r1042, %r43, %r1031;
	and.b32  	%r1043, %r1042, %r85;
	mul.wide.u32 	%rd60, %r1043, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.global.u32 	%r1044, [%rd61];
	and.b32  	%r1045, %r1044, %r66;
	setp.eq.s32	%p32, %r1045, 0;
	@%p32 bra 	BB3_58;

	shr.u32 	%r1047, %r44, %r1031;
	and.b32  	%r1048, %r1047, %r85;
	mul.wide.u32 	%rd62, %r1048, 4;
	add.s64 	%rd63, %rd14, %rd62;
	ld.global.u32 	%r1049, [%rd63];
	and.b32  	%r1050, %r1049, %r67;
	setp.eq.s32	%p33, %r1050, 0;
	@%p33 bra 	BB3_58;

	setp.eq.s32	%p34, %r90, 0;
	cvt.u64.u32	%rd3, %r91;
	mov.u32 	%r1101, 0;
	mov.u32 	%r1051, -1;
	mov.u32 	%r1100, %r90;
	@%p34 bra 	BB3_51;

BB3_39:
	shr.u32 	%r70, %r1100, 1;
	add.s32 	%r1103, %r70, %r1101;
	cvt.u64.u32	%rd64, %r1103;
	add.s64 	%rd65, %rd64, %rd3;
	shl.b64 	%rd66, %rd65, 4;
	add.s64 	%rd4, %rd16, %rd66;
	ld.global.u32 	%r72, [%rd4+4];
	setp.gt.u32	%p35, %r44, %r72;
	mov.u32 	%r1102, %r1007;
	@%p35 bra 	BB3_49;

	setp.lt.u32	%p36, %r44, %r72;
	mov.u32 	%r1054, -1;
	@%p36 bra 	BB3_41;
	bra.uni 	BB3_42;

BB3_41:
	mov.u32 	%r1102, %r1054;
	bra.uni 	BB3_49;

BB3_42:
	ld.global.u32 	%r73, [%rd4+8];
	setp.gt.u32	%p37, %r43, %r73;
	mov.u32 	%r1102, %r1007;
	@%p37 bra 	BB3_49;

	setp.lt.u32	%p38, %r43, %r73;
	@%p38 bra 	BB3_44;
	bra.uni 	BB3_45;

BB3_44:
	mov.u32 	%r1102, %r1054;
	bra.uni 	BB3_49;

BB3_45:
	ld.global.u32 	%r74, [%rd4+12];
	setp.gt.u32	%p39, %r42, %r74;
	mov.u32 	%r1102, %r1007;
	@%p39 bra 	BB3_49;

	setp.lt.u32	%p40, %r42, %r74;
	mov.u32 	%r1102, %r1054;
	@%p40 bra 	BB3_49;

	ld.global.u32 	%r75, [%rd4];
	setp.gt.u32	%p41, %r41, %r75;
	mov.u32 	%r1102, %r1007;
	@%p41 bra 	BB3_49;

	setp.lt.u32	%p42, %r41, %r75;
	selp.b32	%r1102, -1, 0, %p42;

BB3_49:
	add.s32 	%r1060, %r70, 1;
	setp.gt.s32	%p43, %r1102, 0;
	selp.b32	%r1061, %r1060, 0, %p43;
	add.s32 	%r1101, %r1061, %r1101;
	selp.b32	%r1062, -1, 0, %p43;
	add.s32 	%r1063, %r1062, %r1100;
	shr.u32 	%r1100, %r1063, 1;
	setp.eq.s32	%p44, %r1102, 0;
	@%p44 bra 	BB3_52;

	setp.ne.s32	%p45, %r1100, 0;
	@%p45 bra 	BB3_39;

BB3_51:
	mov.u32 	%r1103, %r1051;

BB3_52:
	setp.eq.s32	%p46, %r1103, -1;
	@%p46 bra 	BB3_58;

	add.s32 	%r81, %r1103, %r91;
	add.s32 	%r82, %r1095, 1;
	setp.ge.u32	%p47, %r82, %r89;
	@%p47 bra 	BB3_58;

	mul.wide.u32 	%rd67, %r81, 4;
	add.s64 	%rd68, %rd17, %rd67;
	atom.global.add.u32 	%r1065, [%rd68], 1;
	setp.ne.s32	%p48, %r1065, 0;
	@%p48 bra 	BB3_58;

	atom.global.add.u32 	%r83, [%rd18], 1;
	setp.lt.u32	%p49, %r83, %r90;
	@%p49 bra 	BB3_57;
	bra.uni 	BB3_56;

BB3_57:
	mul.wide.u32 	%rd69, %r83, 24;
	add.s64 	%rd70, %rd15, %rd69;
	st.global.v2.u32 	[%rd70+16], {%r1103, %r81};
	add.s32 	%r1067, %r1095, 1;
	st.global.v2.u32 	[%rd70+8], {%r1067, %r88};
	st.global.u64 	[%rd70], %rd1;
	bra.uni 	BB3_58;

BB3_56:
	atom.global.add.u32 	%r1066, [%rd18], -1;

BB3_58:
	add.s32 	%r1095, %r1095, 2;
	setp.lt.u32	%p50, %r1095, %r89;
	@%p50 bra 	BB3_3;

BB3_59:
	ret;
}

	// .globl	m00000_m08
.entry m00000_m08(
	.param .u64 .ptr .global .align 4 m00000_m08_param_0,
	.param .u64 .ptr .global .align 4 m00000_m08_param_1,
	.param .u64 .ptr .global .align 4 m00000_m08_param_2,
	.param .u64 .ptr .const .align 8 m00000_m08_param_3,
	.param .u64 .ptr .global .align 1 m00000_m08_param_4,
	.param .u64 .ptr .global .align 1 m00000_m08_param_5,
	.param .u64 .ptr .global .align 4 m00000_m08_param_6,
	.param .u64 .ptr .global .align 4 m00000_m08_param_7,
	.param .u64 .ptr .global .align 4 m00000_m08_param_8,
	.param .u64 .ptr .global .align 4 m00000_m08_param_9,
	.param .u64 .ptr .global .align 4 m00000_m08_param_10,
	.param .u64 .ptr .global .align 4 m00000_m08_param_11,
	.param .u64 .ptr .global .align 4 m00000_m08_param_12,
	.param .u64 .ptr .global .align 4 m00000_m08_param_13,
	.param .u64 .ptr .global .align 8 m00000_m08_param_14,
	.param .u64 .ptr .global .align 4 m00000_m08_param_15,
	.param .u64 .ptr .global .align 4 m00000_m08_param_16,
	.param .u64 .ptr .global .align 4 m00000_m08_param_17,
	.param .u64 .ptr .global .align 1 m00000_m08_param_18,
	.param .u64 .ptr .global .align 4 m00000_m08_param_19,
	.param .u64 .ptr .global .align 16 m00000_m08_param_20,
	.param .u64 .ptr .global .align 16 m00000_m08_param_21,
	.param .u64 .ptr .global .align 16 m00000_m08_param_22,
	.param .u64 .ptr .global .align 16 m00000_m08_param_23,
	.param .u32 m00000_m08_param_24,
	.param .u32 m00000_m08_param_25,
	.param .u32 m00000_m08_param_26,
	.param .u32 m00000_m08_param_27,
	.param .u32 m00000_m08_param_28,
	.param .u32 m00000_m08_param_29,
	.param .u32 m00000_m08_param_30,
	.param .u32 m00000_m08_param_31,
	.param .u32 m00000_m08_param_32,
	.param .u32 m00000_m08_param_33,
	.param .u64 m00000_m08_param_34
)
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<1156>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd5, [m00000_m08_param_0];
	ld.param.u64 	%rd7, [m00000_m08_param_6];
	ld.param.u64 	%rd8, [m00000_m08_param_7];
	ld.param.u64 	%rd9, [m00000_m08_param_8];
	ld.param.u64 	%rd10, [m00000_m08_param_9];
	ld.param.u64 	%rd11, [m00000_m08_param_10];
	ld.param.u64 	%rd12, [m00000_m08_param_11];
	ld.param.u64 	%rd13, [m00000_m08_param_12];
	ld.param.u64 	%rd14, [m00000_m08_param_13];
	ld.param.u64 	%rd15, [m00000_m08_param_14];
	ld.param.u64 	%rd16, [m00000_m08_param_15];
	ld.param.u64 	%rd17, [m00000_m08_param_16];
	ld.param.u64 	%rd18, [m00000_m08_param_19];
	ld.param.u32 	%r117, [m00000_m08_param_24];
	ld.param.u32 	%r119, [m00000_m08_param_26];
	ld.param.u32 	%r120, [m00000_m08_param_27];
	ld.param.u32 	%r121, [m00000_m08_param_30];
	ld.param.u32 	%r122, [m00000_m08_param_31];
	ld.param.u32 	%r123, [m00000_m08_param_32];
	ld.param.u64 	%rd19, [m00000_m08_param_34];
	mov.b32	%r124, %envreg3;
	mov.u32 	%r125, %ctaid.x;
	mov.u32 	%r126, %ntid.x;
	mad.lo.s32 	%r127, %r125, %r126, %r124;
	mov.u32 	%r128, %tid.x;
	add.s32 	%r1, %r127, %r128;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd19;
	@%p1 bra 	BB4_59;

	setp.eq.s32	%p2, %r121, 0;
	@%p2 bra 	BB4_59;

	mul.wide.s32 	%rd20, %r1, 260;
	add.s64 	%rd21, %rd5, %rd20;
	ld.global.u32 	%r130, [%rd21+4];
	ld.global.u32 	%r131, [%rd21+8];
	ld.global.u32 	%r132, [%rd21+12];
	ld.global.u32 	%r133, [%rd21+16];
	ld.global.u32 	%r134, [%rd21+20];
	ld.global.u32 	%r135, [%rd21+24];
	ld.global.u32 	%r136, [%rd21+28];
	ld.global.u32 	%r137, [%rd21+56];
	ld.global.u32 	%r3, [%rd21];
	mov.u32 	%r1147, 0;

BB4_3:
	add.s32 	%r1146, %r131, 718787259;
	add.s32 	%r1145, %r133, -145523070;
	add.s32 	%r1144, %r135, -1560198380;
	add.s32 	%r1143, %r130, -2054922799;
	add.s32 	%r1142, %r132, -1894986606;
	add.s32 	%r1141, %r134, -57434055;
	add.s32 	%r1140, %r137, -1416354905;
	add.s32 	%r1139, %r136, 1126891415;
	add.s32 	%r1138, %r131, -995338651;
	add.s32 	%r1137, %r135, 76029189;
	add.s32 	%r1136, %r132, -722521979;
	add.s32 	%r1135, %r136, -155497632;
	add.s32 	%r1134, %r133, 1272893353;
	add.s32 	%r1133, %r130, -1530992060;
	add.s32 	%r1132, %r137, -35309556;
	add.s32 	%r1131, %r134, -378558;
	add.s32 	%r1130, %r136, 1735328473;
	add.s32 	%r1129, %r131, -51403784;
	add.s32 	%r1128, %r132, -187363961;
	add.s32 	%r1127, %r137, -1019803690;
	add.s32 	%r1126, %r133, -405537848;
	add.s32 	%r1125, %r134, -701558691;
	add.s32 	%r1124, %r135, -1069501632;
	add.s32 	%r1123, %r130, -165796510;
	add.s32 	%r1122, %r137, -1502002290;
	add.s32 	%r1121, %r136, -45705983;
	add.s32 	%r1120, %r135, -1473231341;
	add.s32 	%r1119, %r134, 1200080426;
	add.s32 	%r1118, %r133, -176418897;
	add.s32 	%r1117, %r132, -1316259209;
	add.s32 	%r1116, %r131, -1126478375;
	add.s32 	%r1115, %r130, -117830708;
	ld.param.u32 	%r1114, [m00000_m08_param_25];
	ld.param.u64 	%rd71, [m00000_m08_param_3];
	shr.u32 	%r138, %r1147, 1;
	mul.wide.u32 	%rd22, %r138, 8;
	add.s64 	%rd23, %rd71, %rd22;
	ld.const.v2.u32 	{%r139, %r140}, [%rd23];
	or.b32  	%r143, %r3, %r140;
	or.b32  	%r144, %r3, %r139;
	add.s32 	%r145, %r144, -680876937;
	add.s32 	%r146, %r143, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r145, 7;
	shr.b32 	%rhs, %r145, 25;
	add.u32 	%r147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r146, 7;
	shr.b32 	%rhs, %r146, 25;
	add.u32 	%r148, %lhs, %rhs;
	}
	add.s32 	%r149, %r148, -271733879;
	add.s32 	%r150, %r147, -271733879;
	and.b32  	%r151, %r150, 2004318071;
	and.b32  	%r152, %r149, 2004318071;
	xor.b32  	%r153, %r152, -1732584194;
	xor.b32  	%r154, %r151, -1732584194;
	add.s32 	%r155, %r1115, %r154;
	add.s32 	%r156, %r1115, %r153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r155, 12;
	shr.b32 	%rhs, %r155, 20;
	add.u32 	%r157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r156, 12;
	shr.b32 	%rhs, %r156, 20;
	add.u32 	%r158, %lhs, %rhs;
	}
	add.s32 	%r159, %r158, %r149;
	add.s32 	%r160, %r157, %r150;
	xor.b32  	%r161, %r149, -271733879;
	xor.b32  	%r162, %r150, -271733879;
	and.b32  	%r163, %r160, %r162;
	and.b32  	%r164, %r159, %r161;
	xor.b32  	%r165, %r164, -271733879;
	xor.b32  	%r166, %r163, -271733879;
	add.s32 	%r167, %r1116, %r166;
	add.s32 	%r168, %r1116, %r165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r167, 17;
	shr.b32 	%rhs, %r167, 15;
	add.u32 	%r169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r168, 17;
	shr.b32 	%rhs, %r168, 15;
	add.u32 	%r170, %lhs, %rhs;
	}
	add.s32 	%r171, %r170, %r159;
	add.s32 	%r172, %r169, %r160;
	xor.b32  	%r173, %r159, %r149;
	xor.b32  	%r174, %r160, %r150;
	and.b32  	%r175, %r172, %r174;
	and.b32  	%r176, %r171, %r173;
	xor.b32  	%r177, %r149, %r176;
	xor.b32  	%r178, %r150, %r175;
	add.s32 	%r179, %r1117, %r178;
	add.s32 	%r180, %r1117, %r177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r179, 22;
	shr.b32 	%rhs, %r179, 10;
	add.u32 	%r181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r180, 22;
	shr.b32 	%rhs, %r180, 10;
	add.u32 	%r182, %lhs, %rhs;
	}
	add.s32 	%r183, %r182, %r171;
	add.s32 	%r184, %r181, %r172;
	xor.b32  	%r185, %r171, %r159;
	xor.b32  	%r186, %r172, %r160;
	and.b32  	%r187, %r184, %r186;
	and.b32  	%r188, %r183, %r185;
	xor.b32  	%r189, %r159, %r188;
	xor.b32  	%r190, %r160, %r187;
	add.s32 	%r191, %r149, %r1118;
	add.s32 	%r192, %r150, %r1118;
	add.s32 	%r193, %r192, %r190;
	add.s32 	%r194, %r191, %r189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r193, 7;
	shr.b32 	%rhs, %r193, 25;
	add.u32 	%r195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 7;
	shr.b32 	%rhs, %r194, 25;
	add.u32 	%r196, %lhs, %rhs;
	}
	add.s32 	%r197, %r196, %r183;
	add.s32 	%r198, %r195, %r184;
	xor.b32  	%r199, %r183, %r171;
	xor.b32  	%r200, %r184, %r172;
	and.b32  	%r201, %r198, %r200;
	and.b32  	%r202, %r197, %r199;
	xor.b32  	%r203, %r171, %r202;
	xor.b32  	%r204, %r172, %r201;
	add.s32 	%r205, %r159, %r1119;
	add.s32 	%r206, %r160, %r1119;
	add.s32 	%r207, %r206, %r204;
	add.s32 	%r208, %r205, %r203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r207, 12;
	shr.b32 	%rhs, %r207, 20;
	add.u32 	%r209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r208, 12;
	shr.b32 	%rhs, %r208, 20;
	add.u32 	%r210, %lhs, %rhs;
	}
	add.s32 	%r211, %r210, %r197;
	add.s32 	%r212, %r209, %r198;
	xor.b32  	%r213, %r197, %r183;
	xor.b32  	%r214, %r198, %r184;
	and.b32  	%r215, %r212, %r214;
	and.b32  	%r216, %r211, %r213;
	xor.b32  	%r217, %r183, %r216;
	xor.b32  	%r218, %r184, %r215;
	add.s32 	%r219, %r171, %r1120;
	add.s32 	%r220, %r172, %r1120;
	add.s32 	%r221, %r220, %r218;
	add.s32 	%r222, %r219, %r217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 17;
	shr.b32 	%rhs, %r221, 15;
	add.u32 	%r223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 17;
	shr.b32 	%rhs, %r222, 15;
	add.u32 	%r224, %lhs, %rhs;
	}
	add.s32 	%r225, %r224, %r211;
	add.s32 	%r226, %r223, %r212;
	xor.b32  	%r227, %r211, %r197;
	xor.b32  	%r228, %r212, %r198;
	and.b32  	%r229, %r226, %r228;
	and.b32  	%r230, %r225, %r227;
	xor.b32  	%r231, %r197, %r230;
	xor.b32  	%r232, %r198, %r229;
	add.s32 	%r233, %r183, %r1121;
	add.s32 	%r234, %r184, %r1121;
	add.s32 	%r235, %r234, %r232;
	add.s32 	%r236, %r233, %r231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r236, 22;
	shr.b32 	%rhs, %r236, 10;
	add.u32 	%r237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r235, 22;
	shr.b32 	%rhs, %r235, 10;
	add.u32 	%r238, %lhs, %rhs;
	}
	add.s32 	%r239, %r238, %r226;
	add.s32 	%r240, %r237, %r225;
	xor.b32  	%r241, %r226, %r212;
	xor.b32  	%r242, %r225, %r211;
	and.b32  	%r243, %r240, %r242;
	and.b32  	%r244, %r239, %r241;
	xor.b32  	%r245, %r212, %r244;
	xor.b32  	%r246, %r211, %r243;
	add.s32 	%r247, %r197, %r246;
	add.s32 	%r248, %r198, %r245;
	add.s32 	%r249, %r248, 1770035416;
	add.s32 	%r250, %r247, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 7;
	shr.b32 	%rhs, %r250, 25;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 7;
	shr.b32 	%rhs, %r249, 25;
	add.u32 	%r252, %lhs, %rhs;
	}
	add.s32 	%r253, %r252, %r239;
	add.s32 	%r254, %r251, %r240;
	xor.b32  	%r255, %r239, %r226;
	xor.b32  	%r256, %r240, %r225;
	and.b32  	%r257, %r254, %r256;
	and.b32  	%r258, %r253, %r255;
	xor.b32  	%r259, %r226, %r258;
	xor.b32  	%r260, %r225, %r257;
	add.s32 	%r261, %r211, %r260;
	add.s32 	%r262, %r212, %r259;
	add.s32 	%r263, %r262, -1958414417;
	add.s32 	%r264, %r261, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r264, 12;
	shr.b32 	%rhs, %r264, 20;
	add.u32 	%r265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 12;
	shr.b32 	%rhs, %r263, 20;
	add.u32 	%r266, %lhs, %rhs;
	}
	add.s32 	%r267, %r266, %r253;
	add.s32 	%r268, %r265, %r254;
	xor.b32  	%r269, %r253, %r239;
	xor.b32  	%r270, %r254, %r240;
	and.b32  	%r271, %r268, %r270;
	and.b32  	%r272, %r267, %r269;
	xor.b32  	%r273, %r239, %r272;
	xor.b32  	%r274, %r240, %r271;
	add.s32 	%r275, %r225, %r274;
	add.s32 	%r276, %r226, %r273;
	add.s32 	%r277, %r276, -42063;
	add.s32 	%r278, %r275, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 17;
	shr.b32 	%rhs, %r278, 15;
	add.u32 	%r279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 17;
	shr.b32 	%rhs, %r277, 15;
	add.u32 	%r280, %lhs, %rhs;
	}
	add.s32 	%r281, %r280, %r267;
	add.s32 	%r282, %r279, %r268;
	xor.b32  	%r283, %r267, %r253;
	xor.b32  	%r284, %r268, %r254;
	and.b32  	%r285, %r282, %r284;
	and.b32  	%r286, %r281, %r283;
	xor.b32  	%r287, %r253, %r286;
	xor.b32  	%r288, %r254, %r285;
	add.s32 	%r289, %r240, %r288;
	add.s32 	%r290, %r239, %r287;
	add.s32 	%r291, %r290, -1990404162;
	add.s32 	%r292, %r289, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r292, 22;
	shr.b32 	%rhs, %r292, 10;
	add.u32 	%r293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 22;
	shr.b32 	%rhs, %r291, 10;
	add.u32 	%r294, %lhs, %rhs;
	}
	add.s32 	%r295, %r294, %r281;
	add.s32 	%r296, %r293, %r282;
	xor.b32  	%r297, %r281, %r267;
	xor.b32  	%r298, %r282, %r268;
	and.b32  	%r299, %r296, %r298;
	and.b32  	%r300, %r295, %r297;
	xor.b32  	%r301, %r267, %r300;
	xor.b32  	%r302, %r268, %r299;
	add.s32 	%r303, %r254, %r302;
	add.s32 	%r304, %r253, %r301;
	add.s32 	%r305, %r304, 1804603682;
	add.s32 	%r306, %r303, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 7;
	shr.b32 	%rhs, %r306, 25;
	add.u32 	%r307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 7;
	shr.b32 	%rhs, %r305, 25;
	add.u32 	%r308, %lhs, %rhs;
	}
	add.s32 	%r309, %r308, %r295;
	add.s32 	%r310, %r307, %r296;
	xor.b32  	%r311, %r295, %r281;
	xor.b32  	%r312, %r296, %r282;
	and.b32  	%r313, %r310, %r312;
	and.b32  	%r314, %r309, %r311;
	xor.b32  	%r315, %r281, %r314;
	xor.b32  	%r316, %r282, %r313;
	add.s32 	%r317, %r268, %r316;
	add.s32 	%r318, %r267, %r315;
	add.s32 	%r319, %r318, -40341101;
	add.s32 	%r320, %r317, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 12;
	shr.b32 	%rhs, %r319, 20;
	add.u32 	%r321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r320, 12;
	shr.b32 	%rhs, %r320, 20;
	add.u32 	%r322, %lhs, %rhs;
	}
	add.s32 	%r323, %r322, %r310;
	add.s32 	%r324, %r321, %r309;
	xor.b32  	%r325, %r310, %r296;
	xor.b32  	%r326, %r309, %r295;
	and.b32  	%r327, %r324, %r326;
	and.b32  	%r328, %r323, %r325;
	xor.b32  	%r329, %r296, %r328;
	xor.b32  	%r330, %r295, %r327;
	add.s32 	%r331, %r282, %r1122;
	add.s32 	%r332, %r281, %r1122;
	add.s32 	%r333, %r332, %r330;
	add.s32 	%r334, %r331, %r329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 17;
	shr.b32 	%rhs, %r334, 15;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 17;
	shr.b32 	%rhs, %r333, 15;
	add.u32 	%r336, %lhs, %rhs;
	}
	add.s32 	%r337, %r336, %r324;
	add.s32 	%r338, %r335, %r323;
	xor.b32  	%r339, %r324, %r309;
	xor.b32  	%r340, %r323, %r310;
	and.b32  	%r341, %r338, %r340;
	and.b32  	%r342, %r337, %r339;
	xor.b32  	%r343, %r309, %r342;
	xor.b32  	%r344, %r310, %r341;
	add.s32 	%r345, %r296, %r344;
	add.s32 	%r346, %r295, %r343;
	add.s32 	%r347, %r346, 1236535329;
	add.s32 	%r348, %r345, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 22;
	shr.b32 	%rhs, %r348, 10;
	add.u32 	%r349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 22;
	shr.b32 	%rhs, %r347, 10;
	add.u32 	%r350, %lhs, %rhs;
	}
	add.s32 	%r351, %r350, %r337;
	add.s32 	%r352, %r349, %r338;
	xor.b32  	%r353, %r352, %r338;
	xor.b32  	%r354, %r351, %r337;
	and.b32  	%r355, %r324, %r354;
	and.b32  	%r356, %r323, %r353;
	xor.b32  	%r357, %r338, %r356;
	xor.b32  	%r358, %r337, %r355;
	add.s32 	%r359, %r310, %r1123;
	add.s32 	%r360, %r309, %r1123;
	add.s32 	%r361, %r360, %r358;
	add.s32 	%r362, %r359, %r357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 5;
	shr.b32 	%rhs, %r362, 27;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 5;
	shr.b32 	%rhs, %r361, 27;
	add.u32 	%r364, %lhs, %rhs;
	}
	add.s32 	%r365, %r364, %r351;
	add.s32 	%r366, %r363, %r352;
	xor.b32  	%r367, %r366, %r352;
	xor.b32  	%r368, %r365, %r351;
	and.b32  	%r369, %r337, %r368;
	and.b32  	%r370, %r338, %r367;
	xor.b32  	%r371, %r352, %r370;
	xor.b32  	%r372, %r351, %r369;
	add.s32 	%r373, %r323, %r1124;
	add.s32 	%r374, %r324, %r1124;
	add.s32 	%r375, %r374, %r372;
	add.s32 	%r376, %r373, %r371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r375, 9;
	shr.b32 	%rhs, %r375, 23;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 9;
	shr.b32 	%rhs, %r376, 23;
	add.u32 	%r378, %lhs, %rhs;
	}
	add.s32 	%r379, %r378, %r366;
	add.s32 	%r380, %r377, %r365;
	xor.b32  	%r381, %r380, %r365;
	xor.b32  	%r382, %r379, %r366;
	and.b32  	%r383, %r352, %r382;
	and.b32  	%r384, %r351, %r381;
	xor.b32  	%r385, %r365, %r384;
	xor.b32  	%r386, %r366, %r383;
	add.s32 	%r387, %r338, %r386;
	add.s32 	%r388, %r337, %r385;
	add.s32 	%r389, %r388, 643717713;
	add.s32 	%r390, %r387, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 14;
	shr.b32 	%rhs, %r389, 18;
	add.u32 	%r391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r390, 14;
	shr.b32 	%rhs, %r390, 18;
	add.u32 	%r392, %lhs, %rhs;
	}
	add.s32 	%r393, %r392, %r379;
	add.s32 	%r394, %r391, %r380;
	add.s32 	%r395, %r351, %r144;
	add.s32 	%r396, %r352, %r143;
	xor.b32  	%r397, %r394, %r380;
	xor.b32  	%r398, %r393, %r379;
	and.b32  	%r399, %r366, %r398;
	and.b32  	%r400, %r365, %r397;
	xor.b32  	%r401, %r380, %r400;
	xor.b32  	%r402, %r379, %r399;
	add.s32 	%r403, %r396, %r402;
	add.s32 	%r404, %r395, %r401;
	add.s32 	%r405, %r404, -373897302;
	add.s32 	%r406, %r403, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 20;
	shr.b32 	%rhs, %r406, 12;
	add.u32 	%r407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r405, 20;
	shr.b32 	%rhs, %r405, 12;
	add.u32 	%r408, %lhs, %rhs;
	}
	add.s32 	%r409, %r408, %r394;
	add.s32 	%r410, %r407, %r393;
	xor.b32  	%r411, %r410, %r393;
	xor.b32  	%r412, %r409, %r394;
	and.b32  	%r413, %r380, %r412;
	and.b32  	%r414, %r379, %r411;
	xor.b32  	%r415, %r393, %r414;
	xor.b32  	%r416, %r394, %r413;
	add.s32 	%r417, %r366, %r1125;
	add.s32 	%r418, %r365, %r1125;
	add.s32 	%r419, %r418, %r416;
	add.s32 	%r420, %r417, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 5;
	shr.b32 	%rhs, %r419, 27;
	add.u32 	%r421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 5;
	shr.b32 	%rhs, %r420, 27;
	add.u32 	%r422, %lhs, %rhs;
	}
	add.s32 	%r423, %r422, %r410;
	add.s32 	%r424, %r421, %r409;
	xor.b32  	%r425, %r424, %r409;
	xor.b32  	%r426, %r423, %r410;
	and.b32  	%r427, %r393, %r426;
	and.b32  	%r428, %r394, %r425;
	xor.b32  	%r429, %r409, %r428;
	xor.b32  	%r430, %r410, %r427;
	add.s32 	%r431, %r379, %r430;
	add.s32 	%r432, %r380, %r429;
	add.s32 	%r433, %r432, 38016083;
	add.s32 	%r434, %r431, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r433, 9;
	shr.b32 	%rhs, %r433, 23;
	add.u32 	%r435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 9;
	shr.b32 	%rhs, %r434, 23;
	add.u32 	%r436, %lhs, %rhs;
	}
	add.s32 	%r437, %r436, %r423;
	add.s32 	%r438, %r435, %r424;
	xor.b32  	%r439, %r438, %r424;
	xor.b32  	%r440, %r437, %r423;
	and.b32  	%r441, %r410, %r440;
	and.b32  	%r442, %r409, %r439;
	xor.b32  	%r443, %r424, %r442;
	xor.b32  	%r444, %r423, %r441;
	add.s32 	%r445, %r393, %r444;
	add.s32 	%r446, %r394, %r443;
	add.s32 	%r447, %r446, -660478335;
	add.s32 	%r448, %r445, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 14;
	shr.b32 	%rhs, %r448, 18;
	add.u32 	%r449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r447, 14;
	shr.b32 	%rhs, %r447, 18;
	add.u32 	%r450, %lhs, %rhs;
	}
	add.s32 	%r451, %r450, %r438;
	add.s32 	%r452, %r449, %r437;
	xor.b32  	%r453, %r452, %r437;
	xor.b32  	%r454, %r451, %r438;
	and.b32  	%r455, %r424, %r454;
	and.b32  	%r456, %r423, %r453;
	xor.b32  	%r457, %r437, %r456;
	xor.b32  	%r458, %r438, %r455;
	add.s32 	%r459, %r410, %r1126;
	add.s32 	%r460, %r409, %r1126;
	add.s32 	%r461, %r460, %r458;
	add.s32 	%r462, %r459, %r457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 20;
	shr.b32 	%rhs, %r461, 12;
	add.u32 	%r463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 20;
	shr.b32 	%rhs, %r462, 12;
	add.u32 	%r464, %lhs, %rhs;
	}
	add.s32 	%r465, %r464, %r452;
	add.s32 	%r466, %r463, %r451;
	xor.b32  	%r467, %r466, %r451;
	xor.b32  	%r468, %r465, %r452;
	and.b32  	%r469, %r437, %r468;
	and.b32  	%r470, %r438, %r467;
	xor.b32  	%r471, %r451, %r470;
	xor.b32  	%r472, %r452, %r469;
	add.s32 	%r473, %r423, %r472;
	add.s32 	%r474, %r424, %r471;
	add.s32 	%r475, %r474, 568446438;
	add.s32 	%r476, %r473, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 5;
	shr.b32 	%rhs, %r476, 27;
	add.u32 	%r477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r475, 5;
	shr.b32 	%rhs, %r475, 27;
	add.u32 	%r478, %lhs, %rhs;
	}
	add.s32 	%r479, %r478, %r466;
	add.s32 	%r480, %r477, %r465;
	xor.b32  	%r481, %r480, %r465;
	xor.b32  	%r482, %r479, %r466;
	and.b32  	%r483, %r451, %r482;
	and.b32  	%r484, %r452, %r481;
	xor.b32  	%r485, %r465, %r484;
	xor.b32  	%r486, %r466, %r483;
	add.s32 	%r487, %r437, %r1127;
	add.s32 	%r488, %r438, %r1127;
	add.s32 	%r489, %r488, %r486;
	add.s32 	%r490, %r487, %r485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 9;
	shr.b32 	%rhs, %r490, 23;
	add.u32 	%r491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r489, 9;
	shr.b32 	%rhs, %r489, 23;
	add.u32 	%r492, %lhs, %rhs;
	}
	add.s32 	%r493, %r492, %r479;
	add.s32 	%r494, %r491, %r480;
	xor.b32  	%r495, %r494, %r480;
	xor.b32  	%r496, %r493, %r479;
	and.b32  	%r497, %r466, %r496;
	and.b32  	%r498, %r465, %r495;
	xor.b32  	%r499, %r480, %r498;
	xor.b32  	%r500, %r479, %r497;
	add.s32 	%r501, %r452, %r1128;
	add.s32 	%r502, %r451, %r1128;
	add.s32 	%r503, %r502, %r500;
	add.s32 	%r504, %r501, %r499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 14;
	shr.b32 	%rhs, %r503, 18;
	add.u32 	%r505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 14;
	shr.b32 	%rhs, %r504, 18;
	add.u32 	%r506, %lhs, %rhs;
	}
	add.s32 	%r507, %r506, %r494;
	add.s32 	%r508, %r505, %r493;
	xor.b32  	%r509, %r508, %r493;
	xor.b32  	%r510, %r507, %r494;
	and.b32  	%r511, %r480, %r510;
	and.b32  	%r512, %r479, %r509;
	xor.b32  	%r513, %r493, %r512;
	xor.b32  	%r514, %r494, %r511;
	add.s32 	%r515, %r465, %r514;
	add.s32 	%r516, %r466, %r513;
	add.s32 	%r517, %r516, 1163531501;
	add.s32 	%r518, %r515, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 20;
	shr.b32 	%rhs, %r517, 12;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 20;
	shr.b32 	%rhs, %r518, 12;
	add.u32 	%r520, %lhs, %rhs;
	}
	add.s32 	%r521, %r520, %r507;
	add.s32 	%r522, %r519, %r508;
	xor.b32  	%r523, %r522, %r508;
	xor.b32  	%r524, %r521, %r507;
	and.b32  	%r525, %r494, %r524;
	and.b32  	%r526, %r493, %r523;
	xor.b32  	%r527, %r508, %r526;
	xor.b32  	%r528, %r507, %r525;
	add.s32 	%r529, %r480, %r528;
	add.s32 	%r530, %r479, %r527;
	add.s32 	%r531, %r530, -1444681467;
	add.s32 	%r532, %r529, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 5;
	shr.b32 	%rhs, %r532, 27;
	add.u32 	%r533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 5;
	shr.b32 	%rhs, %r531, 27;
	add.u32 	%r534, %lhs, %rhs;
	}
	add.s32 	%r535, %r534, %r522;
	add.s32 	%r536, %r533, %r521;
	xor.b32  	%r537, %r536, %r521;
	xor.b32  	%r538, %r535, %r522;
	and.b32  	%r539, %r508, %r538;
	and.b32  	%r540, %r507, %r537;
	xor.b32  	%r541, %r521, %r540;
	xor.b32  	%r542, %r522, %r539;
	add.s32 	%r543, %r494, %r1129;
	add.s32 	%r544, %r493, %r1129;
	add.s32 	%r545, %r544, %r542;
	add.s32 	%r546, %r543, %r541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 9;
	shr.b32 	%rhs, %r546, 23;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 9;
	shr.b32 	%rhs, %r545, 23;
	add.u32 	%r548, %lhs, %rhs;
	}
	add.s32 	%r549, %r548, %r535;
	add.s32 	%r550, %r547, %r536;
	xor.b32  	%r551, %r550, %r536;
	xor.b32  	%r552, %r549, %r535;
	and.b32  	%r553, %r522, %r552;
	and.b32  	%r554, %r521, %r551;
	xor.b32  	%r555, %r536, %r554;
	xor.b32  	%r556, %r535, %r553;
	add.s32 	%r557, %r507, %r1130;
	add.s32 	%r558, %r508, %r1130;
	add.s32 	%r559, %r558, %r556;
	add.s32 	%r560, %r557, %r555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 14;
	shr.b32 	%rhs, %r559, 18;
	add.u32 	%r561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 14;
	shr.b32 	%rhs, %r560, 18;
	add.u32 	%r562, %lhs, %rhs;
	}
	add.s32 	%r563, %r562, %r550;
	add.s32 	%r564, %r561, %r549;
	xor.b32  	%r565, %r564, %r549;
	xor.b32  	%r566, %r563, %r550;
	and.b32  	%r567, %r536, %r566;
	and.b32  	%r568, %r535, %r565;
	xor.b32  	%r569, %r549, %r568;
	xor.b32  	%r570, %r550, %r567;
	add.s32 	%r571, %r521, %r570;
	add.s32 	%r572, %r522, %r569;
	add.s32 	%r573, %r572, -1926607734;
	add.s32 	%r574, %r571, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 20;
	shr.b32 	%rhs, %r573, 12;
	add.u32 	%r575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 20;
	shr.b32 	%rhs, %r574, 12;
	add.u32 	%r576, %lhs, %rhs;
	}
	add.s32 	%r577, %r576, %r563;
	add.s32 	%r578, %r575, %r564;
	xor.b32  	%r579, %r578, %r564;
	xor.b32  	%r580, %r577, %r563;
	xor.b32  	%r581, %r580, %r550;
	xor.b32  	%r582, %r579, %r549;
	add.s32 	%r583, %r536, %r1131;
	add.s32 	%r584, %r535, %r1131;
	add.s32 	%r585, %r584, %r582;
	add.s32 	%r586, %r583, %r581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 4;
	shr.b32 	%rhs, %r585, 28;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r586, 4;
	shr.b32 	%rhs, %r586, 28;
	add.u32 	%r588, %lhs, %rhs;
	}
	add.s32 	%r589, %r588, %r577;
	add.s32 	%r590, %r587, %r578;
	xor.b32  	%r591, %r590, %r579;
	xor.b32  	%r592, %r589, %r580;
	add.s32 	%r593, %r550, %r592;
	add.s32 	%r594, %r549, %r591;
	add.s32 	%r595, %r594, -2022574463;
	add.s32 	%r596, %r593, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r596, 11;
	shr.b32 	%rhs, %r596, 21;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 11;
	shr.b32 	%rhs, %r595, 21;
	add.u32 	%r598, %lhs, %rhs;
	}
	add.s32 	%r599, %r598, %r590;
	add.s32 	%r600, %r597, %r589;
	xor.b32  	%r601, %r600, %r589;
	xor.b32  	%r602, %r599, %r590;
	xor.b32  	%r603, %r602, %r578;
	xor.b32  	%r604, %r601, %r577;
	add.s32 	%r605, %r563, %r604;
	add.s32 	%r606, %r564, %r603;
	add.s32 	%r607, %r606, 1839030562;
	add.s32 	%r608, %r605, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 16;
	shr.b32 	%rhs, %r608, 16;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 16;
	shr.b32 	%rhs, %r607, 16;
	add.u32 	%r610, %lhs, %rhs;
	}
	add.s32 	%r611, %r610, %r599;
	add.s32 	%r612, %r609, %r600;
	xor.b32  	%r613, %r612, %r601;
	xor.b32  	%r614, %r611, %r602;
	add.s32 	%r615, %r577, %r1132;
	add.s32 	%r616, %r578, %r1132;
	add.s32 	%r617, %r616, %r614;
	add.s32 	%r618, %r615, %r613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r617, 23;
	shr.b32 	%rhs, %r617, 9;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 23;
	shr.b32 	%rhs, %r618, 9;
	add.u32 	%r620, %lhs, %rhs;
	}
	add.s32 	%r621, %r620, %r612;
	add.s32 	%r622, %r619, %r611;
	xor.b32  	%r623, %r622, %r611;
	xor.b32  	%r624, %r621, %r612;
	xor.b32  	%r625, %r624, %r600;
	xor.b32  	%r626, %r623, %r599;
	add.s32 	%r627, %r589, %r1133;
	add.s32 	%r628, %r590, %r1133;
	add.s32 	%r629, %r628, %r626;
	add.s32 	%r630, %r627, %r625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 4;
	shr.b32 	%rhs, %r630, 28;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 4;
	shr.b32 	%rhs, %r629, 28;
	add.u32 	%r632, %lhs, %rhs;
	}
	add.s32 	%r633, %r632, %r622;
	add.s32 	%r634, %r631, %r621;
	xor.b32  	%r635, %r634, %r624;
	xor.b32  	%r636, %r633, %r623;
	add.s32 	%r637, %r600, %r1134;
	add.s32 	%r638, %r599, %r1134;
	add.s32 	%r639, %r638, %r636;
	add.s32 	%r640, %r637, %r635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 11;
	shr.b32 	%rhs, %r639, 21;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 11;
	shr.b32 	%rhs, %r640, 21;
	add.u32 	%r642, %lhs, %rhs;
	}
	add.s32 	%r643, %r642, %r634;
	add.s32 	%r644, %r641, %r633;
	xor.b32  	%r645, %r644, %r633;
	xor.b32  	%r646, %r643, %r634;
	xor.b32  	%r647, %r646, %r621;
	xor.b32  	%r648, %r645, %r622;
	add.s32 	%r649, %r612, %r1135;
	add.s32 	%r650, %r611, %r1135;
	add.s32 	%r651, %r650, %r648;
	add.s32 	%r652, %r649, %r647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 16;
	shr.b32 	%rhs, %r651, 16;
	add.u32 	%r653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r652, 16;
	shr.b32 	%rhs, %r652, 16;
	add.u32 	%r654, %lhs, %rhs;
	}
	add.s32 	%r655, %r654, %r643;
	add.s32 	%r656, %r653, %r644;
	xor.b32  	%r657, %r656, %r645;
	xor.b32  	%r658, %r655, %r646;
	add.s32 	%r659, %r621, %r658;
	add.s32 	%r660, %r622, %r657;
	add.s32 	%r661, %r660, -1094730640;
	add.s32 	%r662, %r659, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 23;
	shr.b32 	%rhs, %r662, 9;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 23;
	shr.b32 	%rhs, %r661, 9;
	add.u32 	%r664, %lhs, %rhs;
	}
	add.s32 	%r665, %r664, %r656;
	add.s32 	%r666, %r663, %r655;
	xor.b32  	%r667, %r666, %r655;
	xor.b32  	%r668, %r665, %r656;
	xor.b32  	%r669, %r668, %r644;
	xor.b32  	%r670, %r667, %r643;
	add.s32 	%r671, %r634, %r670;
	add.s32 	%r672, %r633, %r669;
	add.s32 	%r673, %r672, 681279174;
	add.s32 	%r674, %r671, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 4;
	shr.b32 	%rhs, %r673, 28;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 4;
	shr.b32 	%rhs, %r674, 28;
	add.u32 	%r676, %lhs, %rhs;
	}
	add.s32 	%r677, %r676, %r666;
	add.s32 	%r678, %r675, %r665;
	add.s32 	%r679, %r644, %r144;
	add.s32 	%r680, %r643, %r143;
	xor.b32  	%r681, %r678, %r668;
	xor.b32  	%r682, %r677, %r667;
	add.s32 	%r683, %r680, %r682;
	add.s32 	%r684, %r679, %r681;
	add.s32 	%r685, %r684, -358537222;
	add.s32 	%r686, %r683, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 11;
	shr.b32 	%rhs, %r685, 21;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 11;
	shr.b32 	%rhs, %r686, 21;
	add.u32 	%r688, %lhs, %rhs;
	}
	add.s32 	%r689, %r688, %r677;
	add.s32 	%r690, %r687, %r678;
	xor.b32  	%r691, %r690, %r678;
	xor.b32  	%r692, %r689, %r677;
	xor.b32  	%r693, %r692, %r666;
	xor.b32  	%r694, %r691, %r665;
	add.s32 	%r695, %r655, %r1136;
	add.s32 	%r696, %r656, %r1136;
	add.s32 	%r697, %r696, %r694;
	add.s32 	%r698, %r695, %r693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r698, 16;
	shr.b32 	%rhs, %r698, 16;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 16;
	shr.b32 	%rhs, %r697, 16;
	add.u32 	%r700, %lhs, %rhs;
	}
	add.s32 	%r701, %r700, %r690;
	add.s32 	%r702, %r699, %r689;
	xor.b32  	%r703, %r702, %r692;
	xor.b32  	%r704, %r701, %r691;
	add.s32 	%r705, %r666, %r1137;
	add.s32 	%r706, %r665, %r1137;
	add.s32 	%r707, %r706, %r704;
	add.s32 	%r708, %r705, %r703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 23;
	shr.b32 	%rhs, %r708, 9;
	add.u32 	%r709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 23;
	shr.b32 	%rhs, %r707, 9;
	add.u32 	%r710, %lhs, %rhs;
	}
	add.s32 	%r711, %r710, %r701;
	add.s32 	%r712, %r709, %r702;
	xor.b32  	%r713, %r712, %r702;
	xor.b32  	%r714, %r711, %r701;
	xor.b32  	%r715, %r714, %r690;
	xor.b32  	%r716, %r713, %r689;
	add.s32 	%r717, %r677, %r716;
	add.s32 	%r718, %r678, %r715;
	add.s32 	%r719, %r718, -640364487;
	add.s32 	%r720, %r717, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 4;
	shr.b32 	%rhs, %r719, 28;
	add.u32 	%r721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 4;
	shr.b32 	%rhs, %r720, 28;
	add.u32 	%r722, %lhs, %rhs;
	}
	add.s32 	%r723, %r722, %r712;
	add.s32 	%r724, %r721, %r711;
	xor.b32  	%r725, %r724, %r714;
	xor.b32  	%r726, %r723, %r713;
	add.s32 	%r727, %r689, %r726;
	add.s32 	%r728, %r690, %r725;
	add.s32 	%r729, %r728, -421815835;
	add.s32 	%r730, %r727, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 11;
	shr.b32 	%rhs, %r730, 21;
	add.u32 	%r731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r729, 11;
	shr.b32 	%rhs, %r729, 21;
	add.u32 	%r732, %lhs, %rhs;
	}
	add.s32 	%r733, %r732, %r724;
	add.s32 	%r734, %r731, %r723;
	xor.b32  	%r735, %r734, %r723;
	xor.b32  	%r736, %r733, %r724;
	xor.b32  	%r737, %r736, %r711;
	xor.b32  	%r738, %r735, %r712;
	add.s32 	%r739, %r702, %r738;
	add.s32 	%r740, %r701, %r737;
	add.s32 	%r741, %r740, 530742520;
	add.s32 	%r742, %r739, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 16;
	shr.b32 	%rhs, %r742, 16;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 16;
	shr.b32 	%rhs, %r741, 16;
	add.u32 	%r744, %lhs, %rhs;
	}
	add.s32 	%r745, %r744, %r733;
	add.s32 	%r746, %r743, %r734;
	xor.b32  	%r747, %r746, %r735;
	xor.b32  	%r748, %r745, %r736;
	add.s32 	%r749, %r712, %r1138;
	add.s32 	%r750, %r711, %r1138;
	add.s32 	%r751, %r750, %r748;
	add.s32 	%r752, %r749, %r747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 23;
	shr.b32 	%rhs, %r752, 9;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 23;
	shr.b32 	%rhs, %r751, 9;
	add.u32 	%r754, %lhs, %rhs;
	}
	add.s32 	%r755, %r754, %r745;
	add.s32 	%r756, %r753, %r746;
	add.s32 	%r757, %r724, %r144;
	add.s32 	%r758, %r723, %r143;
	not.b32 	%r759, %r733;
	not.b32 	%r760, %r734;
	or.b32  	%r761, %r756, %r760;
	or.b32  	%r762, %r755, %r759;
	xor.b32  	%r763, %r745, %r762;
	xor.b32  	%r764, %r746, %r761;
	add.s32 	%r765, %r758, %r764;
	add.s32 	%r766, %r757, %r763;
	add.s32 	%r767, %r766, -198630844;
	add.s32 	%r768, %r765, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 6;
	shr.b32 	%rhs, %r767, 26;
	add.u32 	%r769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 6;
	shr.b32 	%rhs, %r768, 26;
	add.u32 	%r770, %lhs, %rhs;
	}
	add.s32 	%r771, %r770, %r756;
	add.s32 	%r772, %r769, %r755;
	not.b32 	%r773, %r746;
	not.b32 	%r774, %r745;
	or.b32  	%r775, %r772, %r774;
	or.b32  	%r776, %r771, %r773;
	xor.b32  	%r777, %r756, %r776;
	xor.b32  	%r778, %r755, %r775;
	add.s32 	%r779, %r734, %r1139;
	add.s32 	%r780, %r733, %r1139;
	add.s32 	%r781, %r780, %r778;
	add.s32 	%r782, %r779, %r777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 10;
	shr.b32 	%rhs, %r781, 22;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 10;
	shr.b32 	%rhs, %r782, 22;
	add.u32 	%r784, %lhs, %rhs;
	}
	add.s32 	%r785, %r784, %r771;
	add.s32 	%r786, %r783, %r772;
	not.b32 	%r787, %r756;
	not.b32 	%r788, %r755;
	or.b32  	%r789, %r786, %r788;
	or.b32  	%r790, %r785, %r787;
	xor.b32  	%r791, %r771, %r790;
	xor.b32  	%r792, %r772, %r789;
	add.s32 	%r793, %r746, %r1140;
	add.s32 	%r794, %r745, %r1140;
	add.s32 	%r795, %r794, %r792;
	add.s32 	%r796, %r793, %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 15;
	shr.b32 	%rhs, %r795, 17;
	add.u32 	%r797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 15;
	shr.b32 	%rhs, %r796, 17;
	add.u32 	%r798, %lhs, %rhs;
	}
	add.s32 	%r799, %r798, %r785;
	add.s32 	%r800, %r797, %r786;
	not.b32 	%r801, %r771;
	not.b32 	%r802, %r772;
	or.b32  	%r803, %r800, %r802;
	or.b32  	%r804, %r799, %r801;
	xor.b32  	%r805, %r785, %r804;
	xor.b32  	%r806, %r786, %r803;
	add.s32 	%r807, %r756, %r1141;
	add.s32 	%r808, %r755, %r1141;
	add.s32 	%r809, %r808, %r806;
	add.s32 	%r810, %r807, %r805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 21;
	shr.b32 	%rhs, %r810, 11;
	add.u32 	%r811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 21;
	shr.b32 	%rhs, %r809, 11;
	add.u32 	%r812, %lhs, %rhs;
	}
	add.s32 	%r813, %r812, %r800;
	add.s32 	%r814, %r811, %r799;
	not.b32 	%r815, %r786;
	not.b32 	%r816, %r785;
	or.b32  	%r817, %r814, %r816;
	or.b32  	%r818, %r813, %r815;
	xor.b32  	%r819, %r800, %r818;
	xor.b32  	%r820, %r799, %r817;
	add.s32 	%r821, %r771, %r820;
	add.s32 	%r822, %r772, %r819;
	add.s32 	%r823, %r822, 1700485571;
	add.s32 	%r824, %r821, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 6;
	shr.b32 	%rhs, %r823, 26;
	add.u32 	%r825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 6;
	shr.b32 	%rhs, %r824, 26;
	add.u32 	%r826, %lhs, %rhs;
	}
	add.s32 	%r827, %r826, %r814;
	add.s32 	%r828, %r825, %r813;
	not.b32 	%r829, %r799;
	not.b32 	%r830, %r800;
	or.b32  	%r831, %r828, %r830;
	or.b32  	%r832, %r827, %r829;
	xor.b32  	%r833, %r814, %r832;
	xor.b32  	%r834, %r813, %r831;
	add.s32 	%r835, %r785, %r1142;
	add.s32 	%r836, %r786, %r1142;
	add.s32 	%r837, %r836, %r834;
	add.s32 	%r838, %r835, %r833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 10;
	shr.b32 	%rhs, %r838, 22;
	add.u32 	%r839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r837, 10;
	shr.b32 	%rhs, %r837, 22;
	add.u32 	%r840, %lhs, %rhs;
	}
	add.s32 	%r841, %r840, %r828;
	add.s32 	%r842, %r839, %r827;
	not.b32 	%r843, %r813;
	not.b32 	%r844, %r814;
	or.b32  	%r845, %r842, %r844;
	or.b32  	%r846, %r841, %r843;
	xor.b32  	%r847, %r828, %r846;
	xor.b32  	%r848, %r827, %r845;
	add.s32 	%r849, %r799, %r848;
	add.s32 	%r850, %r800, %r847;
	add.s32 	%r851, %r850, -1051523;
	add.s32 	%r852, %r849, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 15;
	shr.b32 	%rhs, %r851, 17;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 15;
	shr.b32 	%rhs, %r852, 17;
	add.u32 	%r854, %lhs, %rhs;
	}
	add.s32 	%r855, %r854, %r842;
	add.s32 	%r856, %r853, %r841;
	not.b32 	%r857, %r827;
	not.b32 	%r858, %r828;
	or.b32  	%r859, %r856, %r858;
	or.b32  	%r860, %r855, %r857;
	xor.b32  	%r861, %r842, %r860;
	xor.b32  	%r862, %r841, %r859;
	add.s32 	%r863, %r814, %r1143;
	add.s32 	%r864, %r813, %r1143;
	add.s32 	%r865, %r864, %r862;
	add.s32 	%r866, %r863, %r861;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r866, 21;
	shr.b32 	%rhs, %r866, 11;
	add.u32 	%r867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 21;
	shr.b32 	%rhs, %r865, 11;
	add.u32 	%r868, %lhs, %rhs;
	}
	add.s32 	%r869, %r868, %r856;
	add.s32 	%r870, %r867, %r855;
	not.b32 	%r871, %r841;
	not.b32 	%r872, %r842;
	or.b32  	%r873, %r870, %r872;
	or.b32  	%r874, %r869, %r871;
	xor.b32  	%r875, %r856, %r874;
	xor.b32  	%r876, %r855, %r873;
	add.s32 	%r877, %r827, %r876;
	add.s32 	%r878, %r828, %r875;
	add.s32 	%r879, %r878, 1873313359;
	add.s32 	%r880, %r877, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 6;
	shr.b32 	%rhs, %r880, 26;
	add.u32 	%r881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 6;
	shr.b32 	%rhs, %r879, 26;
	add.u32 	%r882, %lhs, %rhs;
	}
	add.s32 	%r883, %r882, %r869;
	add.s32 	%r884, %r881, %r870;
	not.b32 	%r885, %r856;
	not.b32 	%r886, %r855;
	or.b32  	%r887, %r884, %r886;
	or.b32  	%r888, %r883, %r885;
	xor.b32  	%r889, %r869, %r888;
	xor.b32  	%r890, %r870, %r887;
	add.s32 	%r891, %r842, %r890;
	add.s32 	%r892, %r841, %r889;
	add.s32 	%r893, %r892, -30611744;
	add.s32 	%r894, %r891, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r893, 10;
	shr.b32 	%rhs, %r893, 22;
	add.u32 	%r895, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r894, 10;
	shr.b32 	%rhs, %r894, 22;
	add.u32 	%r896, %lhs, %rhs;
	}
	add.s32 	%r897, %r896, %r884;
	add.s32 	%r898, %r895, %r883;
	not.b32 	%r899, %r870;
	not.b32 	%r900, %r869;
	or.b32  	%r901, %r898, %r900;
	or.b32  	%r902, %r897, %r899;
	xor.b32  	%r903, %r884, %r902;
	xor.b32  	%r904, %r883, %r901;
	add.s32 	%r905, %r855, %r1144;
	add.s32 	%r906, %r856, %r1144;
	add.s32 	%r907, %r906, %r904;
	add.s32 	%r908, %r905, %r903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 15;
	shr.b32 	%rhs, %r908, 17;
	add.u32 	%r909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 15;
	shr.b32 	%rhs, %r907, 17;
	add.u32 	%r910, %lhs, %rhs;
	}
	add.s32 	%r911, %r910, %r898;
	add.s32 	%r912, %r909, %r897;
	not.b32 	%r913, %r883;
	not.b32 	%r914, %r884;
	or.b32  	%r915, %r912, %r914;
	or.b32  	%r916, %r911, %r913;
	xor.b32  	%r917, %r898, %r916;
	xor.b32  	%r918, %r897, %r915;
	add.s32 	%r919, %r870, %r918;
	add.s32 	%r920, %r869, %r917;
	add.s32 	%r921, %r920, 1309151649;
	add.s32 	%r922, %r919, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 21;
	shr.b32 	%rhs, %r921, 11;
	add.u32 	%r923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 21;
	shr.b32 	%rhs, %r922, 11;
	add.u32 	%r924, %lhs, %rhs;
	}
	add.s32 	%r925, %r924, %r912;
	add.s32 	%r926, %r923, %r911;
	not.b32 	%r927, %r897;
	not.b32 	%r928, %r898;
	or.b32  	%r929, %r926, %r928;
	or.b32  	%r930, %r925, %r927;
	xor.b32  	%r931, %r912, %r930;
	xor.b32  	%r932, %r911, %r929;
	add.s32 	%r933, %r884, %r1145;
	add.s32 	%r934, %r883, %r1145;
	add.s32 	%r935, %r934, %r932;
	add.s32 	%r936, %r933, %r931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 6;
	shr.b32 	%rhs, %r935, 26;
	add.u32 	%r937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 6;
	shr.b32 	%rhs, %r936, 26;
	add.u32 	%r938, %lhs, %rhs;
	}
	not.b32 	%r939, %r911;
	not.b32 	%r940, %r912;
	add.s32 	%r73, %r938, %r925;
	or.b32  	%r941, %r73, %r940;
	add.s32 	%r69, %r937, %r926;
	or.b32  	%r942, %r69, %r939;
	xor.b32  	%r943, %r926, %r942;
	xor.b32  	%r944, %r925, %r941;
	add.s32 	%r945, %r897, %r944;
	add.s32 	%r946, %r898, %r943;
	add.s32 	%r947, %r946, -1120210379;
	add.s32 	%r948, %r945, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 10;
	shr.b32 	%rhs, %r948, 22;
	add.u32 	%r949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 10;
	shr.b32 	%rhs, %r947, 22;
	add.u32 	%r950, %lhs, %rhs;
	}
	not.b32 	%r951, %r925;
	not.b32 	%r952, %r926;
	add.s32 	%r70, %r950, %r69;
	or.b32  	%r953, %r70, %r952;
	add.s32 	%r74, %r949, %r73;
	or.b32  	%r954, %r74, %r951;
	xor.b32  	%r955, %r73, %r954;
	xor.b32  	%r956, %r69, %r953;
	add.s32 	%r957, %r912, %r1146;
	add.s32 	%r958, %r911, %r1146;
	add.s32 	%r959, %r958, %r956;
	add.s32 	%r960, %r957, %r955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 15;
	shr.b32 	%rhs, %r959, 17;
	add.u32 	%r961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r960, 15;
	shr.b32 	%rhs, %r960, 17;
	add.u32 	%r962, %lhs, %rhs;
	}
	not.b32 	%r963, %r69;
	not.b32 	%r964, %r73;
	add.s32 	%r75, %r962, %r74;
	or.b32  	%r965, %r75, %r964;
	add.s32 	%r71, %r961, %r70;
	or.b32  	%r966, %r71, %r963;
	xor.b32  	%r967, %r70, %r966;
	xor.b32  	%r968, %r74, %r965;
	add.s32 	%r969, %r925, %r968;
	add.s32 	%r970, %r926, %r967;
	add.s32 	%r971, %r970, -343485551;
	add.s32 	%r972, %r969, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 21;
	shr.b32 	%rhs, %r972, 11;
	add.u32 	%r973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 21;
	shr.b32 	%rhs, %r971, 11;
	add.u32 	%r974, %lhs, %rhs;
	}
	add.s32 	%r72, %r974, %r71;
	add.s32 	%r76, %r973, %r75;
	and.b32  	%r975, %r1114, 31;
	shr.u32 	%r976, %r69, %r975;
	and.b32  	%r977, %r976, %r117;
	mul.wide.u32 	%rd24, %r977, 4;
	add.s64 	%rd25, %rd7, %rd24;
	and.b32  	%r978, %r69, 31;
	mov.u32 	%r979, 1;
	shl.b32 	%r77, %r979, %r978;
	ld.global.u32 	%r980, [%rd25];
	and.b32  	%r981, %r980, %r77;
	setp.eq.s32	%p3, %r981, 0;
	@%p3 bra 	BB4_30;

	mov.u32 	%r1104, 1;
	shr.u32 	%r983, %r70, %r975;
	and.b32  	%r984, %r983, %r117;
	mul.wide.u32 	%rd26, %r984, 4;
	add.s64 	%rd27, %rd8, %rd26;
	and.b32  	%r985, %r70, 31;
	shl.b32 	%r78, %r1104, %r985;
	ld.global.u32 	%r987, [%rd27];
	and.b32  	%r988, %r987, %r78;
	setp.eq.s32	%p4, %r988, 0;
	@%p4 bra 	BB4_30;

	mov.u32 	%r1105, 1;
	shr.u32 	%r990, %r71, %r975;
	and.b32  	%r991, %r990, %r117;
	mul.wide.u32 	%rd28, %r991, 4;
	add.s64 	%rd29, %rd9, %rd28;
	and.b32  	%r992, %r71, 31;
	shl.b32 	%r79, %r1105, %r992;
	ld.global.u32 	%r994, [%rd29];
	and.b32  	%r995, %r994, %r79;
	setp.eq.s32	%p5, %r995, 0;
	@%p5 bra 	BB4_30;

	mov.u32 	%r1106, 1;
	shr.u32 	%r997, %r72, %r975;
	and.b32  	%r998, %r997, %r117;
	mul.wide.u32 	%rd30, %r998, 4;
	add.s64 	%rd31, %rd10, %rd30;
	and.b32  	%r999, %r72, 31;
	shl.b32 	%r80, %r1106, %r999;
	ld.global.u32 	%r1001, [%rd31];
	and.b32  	%r1002, %r1001, %r80;
	setp.eq.s32	%p6, %r1002, 0;
	@%p6 bra 	BB4_30;

	and.b32  	%r1109, %r69, 31;
	mov.u32 	%r1108, 1;
	shl.b32 	%r1107, %r1108, %r1109;
	and.b32  	%r1003, %r119, 31;
	shr.u32 	%r1004, %r69, %r1003;
	and.b32  	%r1005, %r1004, %r117;
	mul.wide.u32 	%rd32, %r1005, 4;
	add.s64 	%rd33, %rd11, %rd32;
	ld.global.u32 	%r1006, [%rd33];
	and.b32  	%r1007, %r1006, %r1107;
	setp.eq.s32	%p7, %r1007, 0;
	@%p7 bra 	BB4_30;

	shr.u32 	%r1009, %r70, %r1003;
	and.b32  	%r1010, %r1009, %r117;
	mul.wide.u32 	%rd34, %r1010, 4;
	add.s64 	%rd35, %rd12, %rd34;
	ld.global.u32 	%r1011, [%rd35];
	and.b32  	%r1012, %r1011, %r78;
	setp.eq.s32	%p8, %r1012, 0;
	@%p8 bra 	BB4_30;

	shr.u32 	%r1014, %r71, %r1003;
	and.b32  	%r1015, %r1014, %r117;
	mul.wide.u32 	%rd36, %r1015, 4;
	add.s64 	%rd37, %rd13, %rd36;
	ld.global.u32 	%r1016, [%rd37];
	and.b32  	%r1017, %r1016, %r79;
	setp.eq.s32	%p9, %r1017, 0;
	@%p9 bra 	BB4_30;

	shr.u32 	%r1019, %r72, %r1003;
	and.b32  	%r1020, %r1019, %r117;
	mul.wide.u32 	%rd38, %r1020, 4;
	add.s64 	%rd39, %rd14, %rd38;
	ld.global.u32 	%r1021, [%rd39];
	and.b32  	%r1022, %r1021, %r80;
	setp.eq.s32	%p10, %r1022, 0;
	@%p10 bra 	BB4_30;

	setp.eq.s32	%p11, %r122, 0;
	mov.u32 	%r1149, 0;
	mov.u32 	%r1023, -1;
	mov.u32 	%r1148, %r122;
	@%p11 bra 	BB4_24;

BB4_12:
	mov.u32 	%r1150, 1;
	shr.u32 	%r83, %r1148, 1;
	add.s32 	%r1151, %r83, %r1149;
	cvt.u64.u32	%rd40, %r1151;
	cvt.u64.u32	%rd41, %r123;
	add.s64 	%rd42, %rd40, %rd41;
	shl.b64 	%rd43, %rd42, 4;
	add.s64 	%rd2, %rd16, %rd43;
	ld.global.u32 	%r85, [%rd2+4];
	setp.gt.u32	%p12, %r72, %r85;
	@%p12 bra 	BB4_22;

	setp.lt.u32	%p13, %r72, %r85;
	mov.u32 	%r1026, -1;
	@%p13 bra 	BB4_14;
	bra.uni 	BB4_15;

BB4_14:
	mov.u32 	%r1150, %r1026;
	bra.uni 	BB4_22;

BB4_15:
	mov.u32 	%r1150, 1;
	ld.global.u32 	%r86, [%rd2+8];
	setp.gt.u32	%p14, %r71, %r86;
	@%p14 bra 	BB4_22;

	setp.lt.u32	%p15, %r71, %r86;
	@%p15 bra 	BB4_17;
	bra.uni 	BB4_18;

BB4_17:
	mov.u32 	%r1150, %r1026;
	bra.uni 	BB4_22;

BB4_18:
	mov.u32 	%r1150, 1;
	ld.global.u32 	%r87, [%rd2+12];
	setp.gt.u32	%p16, %r70, %r87;
	@%p16 bra 	BB4_22;

	setp.lt.u32	%p17, %r70, %r87;
	mov.u32 	%r1150, %r1026;
	@%p17 bra 	BB4_22;

	mov.u32 	%r1150, 1;
	ld.global.u32 	%r88, [%rd2];
	setp.gt.u32	%p18, %r69, %r88;
	@%p18 bra 	BB4_22;

	setp.lt.u32	%p19, %r69, %r88;
	selp.b32	%r1150, -1, 0, %p19;

BB4_22:
	add.s32 	%r1032, %r83, 1;
	setp.gt.s32	%p20, %r1150, 0;
	selp.b32	%r1033, %r1032, 0, %p20;
	add.s32 	%r1149, %r1033, %r1149;
	selp.b32	%r1034, -1, 0, %p20;
	add.s32 	%r1035, %r1034, %r1148;
	shr.u32 	%r1148, %r1035, 1;
	setp.eq.s32	%p21, %r1150, 0;
	@%p21 bra 	BB4_25;

	setp.ne.s32	%p22, %r1148, 0;
	@%p22 bra 	BB4_12;

BB4_24:
	mov.u32 	%r1151, %r1023;

BB4_25:
	setp.eq.s32	%p23, %r1151, -1;
	@%p23 bra 	BB4_30;

	add.s32 	%r94, %r1151, %r123;
	mul.wide.u32 	%rd44, %r94, 4;
	add.s64 	%rd45, %rd17, %rd44;
	atom.global.add.u32 	%r1037, [%rd45], 1;
	setp.ne.s32	%p24, %r1037, 0;
	@%p24 bra 	BB4_30;

	atom.global.add.u32 	%r95, [%rd18], 1;
	setp.lt.u32	%p25, %r95, %r122;
	@%p25 bra 	BB4_29;
	bra.uni 	BB4_28;

BB4_29:
	mul.wide.u32 	%rd46, %r95, 24;
	add.s64 	%rd47, %rd15, %rd46;
	st.global.v2.u32 	[%rd47+16], {%r1151, %r94};
	st.global.v2.u32 	[%rd47+8], {%r1147, %r120};
	st.global.u64 	[%rd47], %rd1;
	bra.uni 	BB4_30;

BB4_28:
	atom.global.add.u32 	%r1038, [%rd18], -1;

BB4_30:
	shr.u32 	%r1040, %r73, %r975;
	and.b32  	%r1041, %r1040, %r117;
	mul.wide.u32 	%rd48, %r1041, 4;
	add.s64 	%rd49, %rd7, %rd48;
	and.b32  	%r1042, %r73, 31;
	mov.u32 	%r1043, 1;
	shl.b32 	%r96, %r1043, %r1042;
	ld.global.u32 	%r1044, [%rd49];
	and.b32  	%r1045, %r1044, %r96;
	setp.eq.s32	%p26, %r1045, 0;
	@%p26 bra 	BB4_58;

	shr.u32 	%r1047, %r74, %r975;
	and.b32  	%r1048, %r1047, %r117;
	mul.wide.u32 	%rd50, %r1048, 4;
	add.s64 	%rd51, %rd8, %rd50;
	and.b32  	%r1049, %r74, 31;
	shl.b32 	%r97, %r1043, %r1049;
	ld.global.u32 	%r1051, [%rd51];
	and.b32  	%r1052, %r1051, %r97;
	setp.eq.s32	%p27, %r1052, 0;
	@%p27 bra 	BB4_58;

	shr.u32 	%r1054, %r75, %r975;
	and.b32  	%r1055, %r1054, %r117;
	mul.wide.u32 	%rd52, %r1055, 4;
	add.s64 	%rd53, %rd9, %rd52;
	and.b32  	%r1056, %r75, 31;
	shl.b32 	%r98, %r1043, %r1056;
	ld.global.u32 	%r1058, [%rd53];
	and.b32  	%r1059, %r1058, %r98;
	setp.eq.s32	%p28, %r1059, 0;
	@%p28 bra 	BB4_58;

	shr.u32 	%r1061, %r76, %r975;
	and.b32  	%r1062, %r1061, %r117;
	mul.wide.u32 	%rd54, %r1062, 4;
	add.s64 	%rd55, %rd10, %rd54;
	and.b32  	%r1063, %r76, 31;
	shl.b32 	%r99, %r1043, %r1063;
	ld.global.u32 	%r1065, [%rd55];
	and.b32  	%r1066, %r1065, %r99;
	setp.eq.s32	%p29, %r1066, 0;
	@%p29 bra 	BB4_58;

	and.b32  	%r1067, %r119, 31;
	shr.u32 	%r1068, %r73, %r1067;
	and.b32  	%r1069, %r1068, %r117;
	mul.wide.u32 	%rd56, %r1069, 4;
	add.s64 	%rd57, %rd11, %rd56;
	ld.global.u32 	%r1070, [%rd57];
	and.b32  	%r1071, %r1070, %r96;
	setp.eq.s32	%p30, %r1071, 0;
	@%p30 bra 	BB4_58;

	shr.u32 	%r1073, %r74, %r1067;
	and.b32  	%r1074, %r1073, %r117;
	mul.wide.u32 	%rd58, %r1074, 4;
	add.s64 	%rd59, %rd12, %rd58;
	ld.global.u32 	%r1075, [%rd59];
	and.b32  	%r1076, %r1075, %r97;
	setp.eq.s32	%p31, %r1076, 0;
	@%p31 bra 	BB4_58;

	shr.u32 	%r1078, %r75, %r1067;
	and.b32  	%r1079, %r1078, %r117;
	mul.wide.u32 	%rd60, %r1079, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.global.u32 	%r1080, [%rd61];
	and.b32  	%r1081, %r1080, %r98;
	setp.eq.s32	%p32, %r1081, 0;
	@%p32 bra 	BB4_58;

	shr.u32 	%r1083, %r76, %r1067;
	and.b32  	%r1084, %r1083, %r117;
	mul.wide.u32 	%rd62, %r1084, 4;
	add.s64 	%rd63, %rd14, %rd62;
	ld.global.u32 	%r1085, [%rd63];
	and.b32  	%r1086, %r1085, %r99;
	setp.eq.s32	%p33, %r1086, 0;
	@%p33 bra 	BB4_58;

	setp.eq.s32	%p34, %r122, 0;
	cvt.u64.u32	%rd3, %r123;
	mov.u32 	%r1153, 0;
	mov.u32 	%r1087, -1;
	mov.u32 	%r1152, %r122;
	@%p34 bra 	BB4_51;

BB4_39:
	shr.u32 	%r102, %r1152, 1;
	add.s32 	%r1155, %r102, %r1153;
	cvt.u64.u32	%rd64, %r1155;
	add.s64 	%rd65, %rd64, %rd3;
	shl.b64 	%rd66, %rd65, 4;
	add.s64 	%rd4, %rd16, %rd66;
	ld.global.u32 	%r104, [%rd4+4];
	setp.gt.u32	%p35, %r76, %r104;
	mov.u32 	%r1154, %r1043;
	@%p35 bra 	BB4_49;

	setp.lt.u32	%p36, %r76, %r104;
	mov.u32 	%r1090, -1;
	@%p36 bra 	BB4_41;
	bra.uni 	BB4_42;

BB4_41:
	mov.u32 	%r1154, %r1090;
	bra.uni 	BB4_49;

BB4_42:
	ld.global.u32 	%r105, [%rd4+8];
	setp.gt.u32	%p37, %r75, %r105;
	mov.u32 	%r1154, %r1043;
	@%p37 bra 	BB4_49;

	setp.lt.u32	%p38, %r75, %r105;
	@%p38 bra 	BB4_44;
	bra.uni 	BB4_45;

BB4_44:
	mov.u32 	%r1154, %r1090;
	bra.uni 	BB4_49;

BB4_45:
	ld.global.u32 	%r106, [%rd4+12];
	setp.gt.u32	%p39, %r74, %r106;
	mov.u32 	%r1154, %r1043;
	@%p39 bra 	BB4_49;

	setp.lt.u32	%p40, %r74, %r106;
	mov.u32 	%r1154, %r1090;
	@%p40 bra 	BB4_49;

	ld.global.u32 	%r107, [%rd4];
	setp.gt.u32	%p41, %r73, %r107;
	mov.u32 	%r1154, %r1043;
	@%p41 bra 	BB4_49;

	setp.lt.u32	%p42, %r73, %r107;
	selp.b32	%r1154, -1, 0, %p42;

BB4_49:
	add.s32 	%r1096, %r102, 1;
	setp.gt.s32	%p43, %r1154, 0;
	selp.b32	%r1097, %r1096, 0, %p43;
	add.s32 	%r1153, %r1097, %r1153;
	selp.b32	%r1098, -1, 0, %p43;
	add.s32 	%r1099, %r1098, %r1152;
	shr.u32 	%r1152, %r1099, 1;
	setp.eq.s32	%p44, %r1154, 0;
	@%p44 bra 	BB4_52;

	setp.ne.s32	%p45, %r1152, 0;
	@%p45 bra 	BB4_39;

BB4_51:
	mov.u32 	%r1155, %r1087;

BB4_52:
	setp.eq.s32	%p46, %r1155, -1;
	@%p46 bra 	BB4_58;

	add.s32 	%r113, %r1155, %r123;
	add.s32 	%r114, %r1147, 1;
	setp.ge.u32	%p47, %r114, %r121;
	@%p47 bra 	BB4_58;

	mul.wide.u32 	%rd67, %r113, 4;
	add.s64 	%rd68, %rd17, %rd67;
	atom.global.add.u32 	%r1101, [%rd68], 1;
	setp.ne.s32	%p48, %r1101, 0;
	@%p48 bra 	BB4_58;

	atom.global.add.u32 	%r115, [%rd18], 1;
	setp.lt.u32	%p49, %r115, %r122;
	@%p49 bra 	BB4_57;
	bra.uni 	BB4_56;

BB4_57:
	mul.wide.u32 	%rd69, %r115, 24;
	add.s64 	%rd70, %rd15, %rd69;
	st.global.v2.u32 	[%rd70+16], {%r1155, %r113};
	add.s32 	%r1103, %r1147, 1;
	st.global.v2.u32 	[%rd70+8], {%r1103, %r120};
	st.global.u64 	[%rd70], %rd1;
	bra.uni 	BB4_58;

BB4_56:
	atom.global.add.u32 	%r1102, [%rd18], -1;

BB4_58:
	add.s32 	%r1147, %r1147, 2;
	setp.lt.u32	%p50, %r1147, %r121;
	@%p50 bra 	BB4_3;

BB4_59:
	ret;
}

	// .globl	m00000_m16
.entry m00000_m16(
	.param .u64 .ptr .global .align 4 m00000_m16_param_0,
	.param .u64 .ptr .global .align 4 m00000_m16_param_1,
	.param .u64 .ptr .global .align 4 m00000_m16_param_2,
	.param .u64 .ptr .const .align 8 m00000_m16_param_3,
	.param .u64 .ptr .global .align 1 m00000_m16_param_4,
	.param .u64 .ptr .global .align 1 m00000_m16_param_5,
	.param .u64 .ptr .global .align 4 m00000_m16_param_6,
	.param .u64 .ptr .global .align 4 m00000_m16_param_7,
	.param .u64 .ptr .global .align 4 m00000_m16_param_8,
	.param .u64 .ptr .global .align 4 m00000_m16_param_9,
	.param .u64 .ptr .global .align 4 m00000_m16_param_10,
	.param .u64 .ptr .global .align 4 m00000_m16_param_11,
	.param .u64 .ptr .global .align 4 m00000_m16_param_12,
	.param .u64 .ptr .global .align 4 m00000_m16_param_13,
	.param .u64 .ptr .global .align 8 m00000_m16_param_14,
	.param .u64 .ptr .global .align 4 m00000_m16_param_15,
	.param .u64 .ptr .global .align 4 m00000_m16_param_16,
	.param .u64 .ptr .global .align 4 m00000_m16_param_17,
	.param .u64 .ptr .global .align 1 m00000_m16_param_18,
	.param .u64 .ptr .global .align 4 m00000_m16_param_19,
	.param .u64 .ptr .global .align 16 m00000_m16_param_20,
	.param .u64 .ptr .global .align 16 m00000_m16_param_21,
	.param .u64 .ptr .global .align 16 m00000_m16_param_22,
	.param .u64 .ptr .global .align 16 m00000_m16_param_23,
	.param .u32 m00000_m16_param_24,
	.param .u32 m00000_m16_param_25,
	.param .u32 m00000_m16_param_26,
	.param .u32 m00000_m16_param_27,
	.param .u32 m00000_m16_param_28,
	.param .u32 m00000_m16_param_29,
	.param .u32 m00000_m16_param_30,
	.param .u32 m00000_m16_param_31,
	.param .u32 m00000_m16_param_32,
	.param .u32 m00000_m16_param_33,
	.param .u64 m00000_m16_param_34
)
{
	.reg .pred 	%p<51>;
	.reg .b32 	%r<1247>;
	.reg .b64 	%rd<72>;


	ld.param.u64 	%rd5, [m00000_m16_param_0];
	ld.param.u64 	%rd7, [m00000_m16_param_6];
	ld.param.u64 	%rd8, [m00000_m16_param_7];
	ld.param.u64 	%rd9, [m00000_m16_param_8];
	ld.param.u64 	%rd10, [m00000_m16_param_9];
	ld.param.u64 	%rd11, [m00000_m16_param_10];
	ld.param.u64 	%rd12, [m00000_m16_param_11];
	ld.param.u64 	%rd13, [m00000_m16_param_12];
	ld.param.u64 	%rd14, [m00000_m16_param_13];
	ld.param.u64 	%rd15, [m00000_m16_param_14];
	ld.param.u64 	%rd16, [m00000_m16_param_15];
	ld.param.u64 	%rd17, [m00000_m16_param_16];
	ld.param.u64 	%rd18, [m00000_m16_param_19];
	ld.param.u32 	%r173, [m00000_m16_param_24];
	ld.param.u32 	%r175, [m00000_m16_param_26];
	ld.param.u32 	%r176, [m00000_m16_param_27];
	ld.param.u32 	%r177, [m00000_m16_param_30];
	ld.param.u32 	%r178, [m00000_m16_param_31];
	ld.param.u32 	%r179, [m00000_m16_param_32];
	ld.param.u64 	%rd19, [m00000_m16_param_34];
	mov.b32	%r180, %envreg3;
	mov.u32 	%r181, %ctaid.x;
	mov.u32 	%r182, %ntid.x;
	mad.lo.s32 	%r183, %r181, %r182, %r180;
	mov.u32 	%r184, %tid.x;
	add.s32 	%r1, %r183, %r184;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd19;
	@%p1 bra 	BB5_59;

	setp.eq.s32	%p2, %r177, 0;
	@%p2 bra 	BB5_59;

	mul.wide.s32 	%rd20, %r1, 260;
	add.s64 	%rd21, %rd5, %rd20;
	ld.global.u32 	%r186, [%rd21+4];
	ld.global.u32 	%r187, [%rd21+8];
	ld.global.u32 	%r188, [%rd21+12];
	ld.global.u32 	%r189, [%rd21+16];
	ld.global.u32 	%r190, [%rd21+20];
	ld.global.u32 	%r191, [%rd21+24];
	ld.global.u32 	%r192, [%rd21+28];
	ld.global.u32 	%r193, [%rd21+32];
	ld.global.u32 	%r194, [%rd21+36];
	ld.global.u32 	%r195, [%rd21+40];
	ld.global.u32 	%r196, [%rd21+44];
	ld.global.u32 	%r197, [%rd21+48];
	ld.global.u32 	%r198, [%rd21+52];
	ld.global.u32 	%r199, [%rd21+56];
	ld.global.u32 	%r200, [%rd21+60];
	ld.global.u32 	%r3, [%rd21];
	mov.u32 	%r1238, 0;

BB5_3:
	add.s32 	%r1237, %r194, -343485551;
	add.s32 	%r1236, %r187, 718787259;
	add.s32 	%r1235, %r196, -1120210379;
	add.s32 	%r1234, %r189, -145523070;
	add.s32 	%r1233, %r198, 1309151649;
	add.s32 	%r1232, %r191, -1560198380;
	add.s32 	%r1231, %r200, -30611744;
	add.s32 	%r1230, %r193, 1873313359;
	add.s32 	%r1229, %r186, -2054922799;
	add.s32 	%r1228, %r195, -1051523;
	add.s32 	%r1227, %r188, -1894986606;
	add.s32 	%r1226, %r197, 1700485571;
	add.s32 	%r1225, %r190, -57434055;
	add.s32 	%r1224, %r199, -1416354905;
	add.s32 	%r1223, %r192, 1126891415;
	add.s32 	%r1222, %r187, -995338651;
	add.s32 	%r1221, %r200, 530742520;
	add.s32 	%r1220, %r197, -421815835;
	add.s32 	%r1219, %r194, -640364487;
	add.s32 	%r1218, %r191, 76029189;
	add.s32 	%r1217, %r188, -722521979;
	add.s32 	%r1216, %r198, 681279174;
	add.s32 	%r1215, %r195, -1094730640;
	add.s32 	%r1214, %r192, -155497632;
	add.s32 	%r1213, %r189, 1272893353;
	add.s32 	%r1212, %r186, -1530992060;
	add.s32 	%r1211, %r199, -35309556;
	add.s32 	%r1210, %r196, 1839030562;
	add.s32 	%r1209, %r193, -2022574463;
	add.s32 	%r1208, %r190, -378558;
	add.s32 	%r1207, %r197, -1926607734;
	add.s32 	%r1206, %r192, 1735328473;
	add.s32 	%r1205, %r187, -51403784;
	add.s32 	%r1204, %r198, -1444681467;
	add.s32 	%r1203, %r193, 1163531501;
	add.s32 	%r1202, %r188, -187363961;
	add.s32 	%r1201, %r199, -1019803690;
	add.s32 	%r1200, %r194, 568446438;
	add.s32 	%r1199, %r189, -405537848;
	add.s32 	%r1198, %r200, -660478335;
	add.s32 	%r1197, %r195, 38016083;
	add.s32 	%r1196, %r190, -701558691;
	add.s32 	%r1195, %r196, 643717713;
	add.s32 	%r1194, %r191, -1069501632;
	add.s32 	%r1193, %r186, -165796510;
	add.s32 	%r1192, %r200, 1236535329;
	add.s32 	%r1191, %r199, -1502002290;
	add.s32 	%r1190, %r198, -40341101;
	add.s32 	%r1189, %r197, 1804603682;
	add.s32 	%r1188, %r196, -1990404162;
	add.s32 	%r1187, %r195, -42063;
	add.s32 	%r1186, %r194, -1958414417;
	add.s32 	%r1185, %r193, 1770035416;
	add.s32 	%r1184, %r192, -45705983;
	add.s32 	%r1183, %r191, -1473231341;
	add.s32 	%r1182, %r190, 1200080426;
	add.s32 	%r1181, %r189, -176418897;
	add.s32 	%r1180, %r188, -1316259209;
	add.s32 	%r1179, %r187, -1126478375;
	add.s32 	%r1178, %r186, -117830708;
	ld.param.u32 	%r1177, [m00000_m16_param_25];
	ld.param.u64 	%rd71, [m00000_m16_param_3];
	shr.u32 	%r201, %r1238, 1;
	mul.wide.u32 	%rd22, %r201, 8;
	add.s64 	%rd23, %rd71, %rd22;
	ld.const.v2.u32 	{%r202, %r203}, [%rd23];
	or.b32  	%r206, %r3, %r203;
	or.b32  	%r207, %r3, %r202;
	add.s32 	%r208, %r207, -680876937;
	add.s32 	%r209, %r206, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r208, 7;
	shr.b32 	%rhs, %r208, 25;
	add.u32 	%r210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 7;
	shr.b32 	%rhs, %r209, 25;
	add.u32 	%r211, %lhs, %rhs;
	}
	add.s32 	%r212, %r211, -271733879;
	add.s32 	%r213, %r210, -271733879;
	and.b32  	%r214, %r213, 2004318071;
	and.b32  	%r215, %r212, 2004318071;
	xor.b32  	%r216, %r215, -1732584194;
	xor.b32  	%r217, %r214, -1732584194;
	add.s32 	%r218, %r1178, %r217;
	add.s32 	%r219, %r1178, %r216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r218, 12;
	shr.b32 	%rhs, %r218, 20;
	add.u32 	%r220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r219, 12;
	shr.b32 	%rhs, %r219, 20;
	add.u32 	%r221, %lhs, %rhs;
	}
	add.s32 	%r222, %r221, %r212;
	add.s32 	%r223, %r220, %r213;
	xor.b32  	%r224, %r212, -271733879;
	xor.b32  	%r225, %r213, -271733879;
	and.b32  	%r226, %r223, %r225;
	and.b32  	%r227, %r222, %r224;
	xor.b32  	%r228, %r227, -271733879;
	xor.b32  	%r229, %r226, -271733879;
	add.s32 	%r230, %r1179, %r229;
	add.s32 	%r231, %r1179, %r228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r230, 17;
	shr.b32 	%rhs, %r230, 15;
	add.u32 	%r232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 17;
	shr.b32 	%rhs, %r231, 15;
	add.u32 	%r233, %lhs, %rhs;
	}
	add.s32 	%r234, %r233, %r222;
	add.s32 	%r235, %r232, %r223;
	xor.b32  	%r236, %r222, %r212;
	xor.b32  	%r237, %r223, %r213;
	and.b32  	%r238, %r235, %r237;
	and.b32  	%r239, %r234, %r236;
	xor.b32  	%r240, %r212, %r239;
	xor.b32  	%r241, %r213, %r238;
	add.s32 	%r242, %r1180, %r241;
	add.s32 	%r243, %r1180, %r240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 22;
	shr.b32 	%rhs, %r242, 10;
	add.u32 	%r244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 22;
	shr.b32 	%rhs, %r243, 10;
	add.u32 	%r245, %lhs, %rhs;
	}
	add.s32 	%r246, %r245, %r234;
	add.s32 	%r247, %r244, %r235;
	xor.b32  	%r248, %r234, %r222;
	xor.b32  	%r249, %r235, %r223;
	and.b32  	%r250, %r247, %r249;
	and.b32  	%r251, %r246, %r248;
	xor.b32  	%r252, %r222, %r251;
	xor.b32  	%r253, %r223, %r250;
	add.s32 	%r254, %r212, %r1181;
	add.s32 	%r255, %r213, %r1181;
	add.s32 	%r256, %r255, %r253;
	add.s32 	%r257, %r254, %r252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 7;
	shr.b32 	%rhs, %r256, 25;
	add.u32 	%r258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 7;
	shr.b32 	%rhs, %r257, 25;
	add.u32 	%r259, %lhs, %rhs;
	}
	add.s32 	%r260, %r259, %r246;
	add.s32 	%r261, %r258, %r247;
	xor.b32  	%r262, %r246, %r234;
	xor.b32  	%r263, %r247, %r235;
	and.b32  	%r264, %r261, %r263;
	and.b32  	%r265, %r260, %r262;
	xor.b32  	%r266, %r234, %r265;
	xor.b32  	%r267, %r235, %r264;
	add.s32 	%r268, %r222, %r1182;
	add.s32 	%r269, %r223, %r1182;
	add.s32 	%r270, %r269, %r267;
	add.s32 	%r271, %r268, %r266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 12;
	shr.b32 	%rhs, %r270, 20;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 12;
	shr.b32 	%rhs, %r271, 20;
	add.u32 	%r273, %lhs, %rhs;
	}
	add.s32 	%r274, %r273, %r260;
	add.s32 	%r275, %r272, %r261;
	xor.b32  	%r276, %r260, %r246;
	xor.b32  	%r277, %r261, %r247;
	and.b32  	%r278, %r275, %r277;
	and.b32  	%r279, %r274, %r276;
	xor.b32  	%r280, %r246, %r279;
	xor.b32  	%r281, %r247, %r278;
	add.s32 	%r282, %r234, %r1183;
	add.s32 	%r283, %r235, %r1183;
	add.s32 	%r284, %r283, %r281;
	add.s32 	%r285, %r282, %r280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 17;
	shr.b32 	%rhs, %r284, 15;
	add.u32 	%r286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r285, 17;
	shr.b32 	%rhs, %r285, 15;
	add.u32 	%r287, %lhs, %rhs;
	}
	add.s32 	%r288, %r287, %r274;
	add.s32 	%r289, %r286, %r275;
	xor.b32  	%r290, %r274, %r260;
	xor.b32  	%r291, %r275, %r261;
	and.b32  	%r292, %r289, %r291;
	and.b32  	%r293, %r288, %r290;
	xor.b32  	%r294, %r260, %r293;
	xor.b32  	%r295, %r261, %r292;
	add.s32 	%r296, %r246, %r1184;
	add.s32 	%r297, %r247, %r1184;
	add.s32 	%r298, %r297, %r295;
	add.s32 	%r299, %r296, %r294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 22;
	shr.b32 	%rhs, %r298, 10;
	add.u32 	%r300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 22;
	shr.b32 	%rhs, %r299, 10;
	add.u32 	%r301, %lhs, %rhs;
	}
	add.s32 	%r302, %r301, %r288;
	add.s32 	%r303, %r300, %r289;
	xor.b32  	%r304, %r288, %r274;
	xor.b32  	%r305, %r289, %r275;
	and.b32  	%r306, %r303, %r305;
	and.b32  	%r307, %r302, %r304;
	xor.b32  	%r308, %r274, %r307;
	xor.b32  	%r309, %r275, %r306;
	add.s32 	%r310, %r260, %r1185;
	add.s32 	%r311, %r261, %r1185;
	add.s32 	%r312, %r311, %r309;
	add.s32 	%r313, %r310, %r308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 7;
	shr.b32 	%rhs, %r312, 25;
	add.u32 	%r314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 7;
	shr.b32 	%rhs, %r313, 25;
	add.u32 	%r315, %lhs, %rhs;
	}
	add.s32 	%r316, %r315, %r302;
	add.s32 	%r317, %r314, %r303;
	xor.b32  	%r318, %r302, %r288;
	xor.b32  	%r319, %r303, %r289;
	and.b32  	%r320, %r317, %r319;
	and.b32  	%r321, %r316, %r318;
	xor.b32  	%r322, %r288, %r321;
	xor.b32  	%r323, %r289, %r320;
	add.s32 	%r324, %r274, %r1186;
	add.s32 	%r325, %r275, %r1186;
	add.s32 	%r326, %r325, %r323;
	add.s32 	%r327, %r324, %r322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 12;
	shr.b32 	%rhs, %r326, 20;
	add.u32 	%r328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r327, 12;
	shr.b32 	%rhs, %r327, 20;
	add.u32 	%r329, %lhs, %rhs;
	}
	add.s32 	%r330, %r329, %r316;
	add.s32 	%r331, %r328, %r317;
	xor.b32  	%r332, %r316, %r302;
	xor.b32  	%r333, %r317, %r303;
	and.b32  	%r334, %r331, %r333;
	and.b32  	%r335, %r330, %r332;
	xor.b32  	%r336, %r302, %r335;
	xor.b32  	%r337, %r303, %r334;
	add.s32 	%r338, %r288, %r1187;
	add.s32 	%r339, %r289, %r1187;
	add.s32 	%r340, %r339, %r337;
	add.s32 	%r341, %r338, %r336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 17;
	shr.b32 	%rhs, %r340, 15;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 17;
	shr.b32 	%rhs, %r341, 15;
	add.u32 	%r343, %lhs, %rhs;
	}
	add.s32 	%r344, %r343, %r330;
	add.s32 	%r345, %r342, %r331;
	xor.b32  	%r346, %r330, %r316;
	xor.b32  	%r347, %r331, %r317;
	and.b32  	%r348, %r345, %r347;
	and.b32  	%r349, %r344, %r346;
	xor.b32  	%r350, %r316, %r349;
	xor.b32  	%r351, %r317, %r348;
	add.s32 	%r352, %r302, %r1188;
	add.s32 	%r353, %r303, %r1188;
	add.s32 	%r354, %r353, %r351;
	add.s32 	%r355, %r352, %r350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 22;
	shr.b32 	%rhs, %r354, 10;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 22;
	shr.b32 	%rhs, %r355, 10;
	add.u32 	%r357, %lhs, %rhs;
	}
	add.s32 	%r358, %r357, %r344;
	add.s32 	%r359, %r356, %r345;
	xor.b32  	%r360, %r344, %r330;
	xor.b32  	%r361, %r345, %r331;
	and.b32  	%r362, %r359, %r361;
	and.b32  	%r363, %r358, %r360;
	xor.b32  	%r364, %r330, %r363;
	xor.b32  	%r365, %r331, %r362;
	add.s32 	%r366, %r316, %r1189;
	add.s32 	%r367, %r317, %r1189;
	add.s32 	%r368, %r367, %r365;
	add.s32 	%r369, %r366, %r364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 7;
	shr.b32 	%rhs, %r368, 25;
	add.u32 	%r370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 7;
	shr.b32 	%rhs, %r369, 25;
	add.u32 	%r371, %lhs, %rhs;
	}
	add.s32 	%r372, %r371, %r358;
	add.s32 	%r373, %r370, %r359;
	xor.b32  	%r374, %r358, %r344;
	xor.b32  	%r375, %r359, %r345;
	and.b32  	%r376, %r373, %r375;
	and.b32  	%r377, %r372, %r374;
	xor.b32  	%r378, %r344, %r377;
	xor.b32  	%r379, %r345, %r376;
	add.s32 	%r380, %r330, %r1190;
	add.s32 	%r381, %r331, %r1190;
	add.s32 	%r382, %r381, %r379;
	add.s32 	%r383, %r380, %r378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 12;
	shr.b32 	%rhs, %r382, 20;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 12;
	shr.b32 	%rhs, %r383, 20;
	add.u32 	%r385, %lhs, %rhs;
	}
	add.s32 	%r386, %r385, %r372;
	add.s32 	%r387, %r384, %r373;
	xor.b32  	%r388, %r372, %r358;
	xor.b32  	%r389, %r373, %r359;
	and.b32  	%r390, %r387, %r389;
	and.b32  	%r391, %r386, %r388;
	xor.b32  	%r392, %r358, %r391;
	xor.b32  	%r393, %r359, %r390;
	add.s32 	%r394, %r344, %r1191;
	add.s32 	%r395, %r345, %r1191;
	add.s32 	%r396, %r395, %r393;
	add.s32 	%r397, %r394, %r392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 17;
	shr.b32 	%rhs, %r396, 15;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 17;
	shr.b32 	%rhs, %r397, 15;
	add.u32 	%r399, %lhs, %rhs;
	}
	add.s32 	%r400, %r399, %r386;
	add.s32 	%r401, %r398, %r387;
	xor.b32  	%r402, %r386, %r372;
	xor.b32  	%r403, %r387, %r373;
	and.b32  	%r404, %r401, %r403;
	and.b32  	%r405, %r400, %r402;
	xor.b32  	%r406, %r372, %r405;
	xor.b32  	%r407, %r373, %r404;
	add.s32 	%r408, %r358, %r1192;
	add.s32 	%r409, %r359, %r1192;
	add.s32 	%r410, %r409, %r407;
	add.s32 	%r411, %r408, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 22;
	shr.b32 	%rhs, %r411, 10;
	add.u32 	%r412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 22;
	shr.b32 	%rhs, %r410, 10;
	add.u32 	%r413, %lhs, %rhs;
	}
	add.s32 	%r414, %r413, %r401;
	add.s32 	%r415, %r412, %r400;
	xor.b32  	%r416, %r415, %r400;
	xor.b32  	%r417, %r414, %r401;
	and.b32  	%r418, %r387, %r417;
	and.b32  	%r419, %r386, %r416;
	xor.b32  	%r420, %r400, %r419;
	xor.b32  	%r421, %r401, %r418;
	add.s32 	%r422, %r372, %r1193;
	add.s32 	%r423, %r373, %r1193;
	add.s32 	%r424, %r423, %r421;
	add.s32 	%r425, %r422, %r420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 5;
	shr.b32 	%rhs, %r425, 27;
	add.u32 	%r426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 5;
	shr.b32 	%rhs, %r424, 27;
	add.u32 	%r427, %lhs, %rhs;
	}
	add.s32 	%r428, %r427, %r414;
	add.s32 	%r429, %r426, %r415;
	xor.b32  	%r430, %r429, %r415;
	xor.b32  	%r431, %r428, %r414;
	and.b32  	%r432, %r401, %r431;
	and.b32  	%r433, %r400, %r430;
	xor.b32  	%r434, %r415, %r433;
	xor.b32  	%r435, %r414, %r432;
	add.s32 	%r436, %r386, %r1194;
	add.s32 	%r437, %r387, %r1194;
	add.s32 	%r438, %r437, %r435;
	add.s32 	%r439, %r436, %r434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 9;
	shr.b32 	%rhs, %r439, 23;
	add.u32 	%r440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 9;
	shr.b32 	%rhs, %r438, 23;
	add.u32 	%r441, %lhs, %rhs;
	}
	add.s32 	%r442, %r441, %r428;
	add.s32 	%r443, %r440, %r429;
	xor.b32  	%r444, %r443, %r429;
	xor.b32  	%r445, %r442, %r428;
	and.b32  	%r446, %r414, %r445;
	and.b32  	%r447, %r415, %r444;
	xor.b32  	%r448, %r429, %r447;
	xor.b32  	%r449, %r428, %r446;
	add.s32 	%r450, %r400, %r1195;
	add.s32 	%r451, %r401, %r1195;
	add.s32 	%r452, %r451, %r449;
	add.s32 	%r453, %r450, %r448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 14;
	shr.b32 	%rhs, %r452, 18;
	add.u32 	%r454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r453, 14;
	shr.b32 	%rhs, %r453, 18;
	add.u32 	%r455, %lhs, %rhs;
	}
	add.s32 	%r456, %r455, %r443;
	add.s32 	%r457, %r454, %r442;
	add.s32 	%r458, %r414, %r207;
	add.s32 	%r459, %r415, %r206;
	xor.b32  	%r460, %r457, %r442;
	xor.b32  	%r461, %r456, %r443;
	and.b32  	%r462, %r429, %r461;
	and.b32  	%r463, %r428, %r460;
	xor.b32  	%r464, %r442, %r463;
	xor.b32  	%r465, %r443, %r462;
	add.s32 	%r466, %r459, %r465;
	add.s32 	%r467, %r458, %r464;
	add.s32 	%r468, %r467, -373897302;
	add.s32 	%r469, %r466, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 20;
	shr.b32 	%rhs, %r469, 12;
	add.u32 	%r470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 20;
	shr.b32 	%rhs, %r468, 12;
	add.u32 	%r471, %lhs, %rhs;
	}
	add.s32 	%r472, %r471, %r457;
	add.s32 	%r473, %r470, %r456;
	xor.b32  	%r474, %r473, %r456;
	xor.b32  	%r475, %r472, %r457;
	and.b32  	%r476, %r442, %r475;
	and.b32  	%r477, %r443, %r474;
	xor.b32  	%r478, %r456, %r477;
	xor.b32  	%r479, %r457, %r476;
	add.s32 	%r480, %r429, %r1196;
	add.s32 	%r481, %r428, %r1196;
	add.s32 	%r482, %r481, %r479;
	add.s32 	%r483, %r480, %r478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 5;
	shr.b32 	%rhs, %r483, 27;
	add.u32 	%r484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 5;
	shr.b32 	%rhs, %r482, 27;
	add.u32 	%r485, %lhs, %rhs;
	}
	add.s32 	%r486, %r485, %r472;
	add.s32 	%r487, %r484, %r473;
	xor.b32  	%r488, %r487, %r473;
	xor.b32  	%r489, %r486, %r472;
	and.b32  	%r490, %r457, %r489;
	and.b32  	%r491, %r456, %r488;
	xor.b32  	%r492, %r473, %r491;
	xor.b32  	%r493, %r472, %r490;
	add.s32 	%r494, %r443, %r1197;
	add.s32 	%r495, %r442, %r1197;
	add.s32 	%r496, %r495, %r493;
	add.s32 	%r497, %r494, %r492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 9;
	shr.b32 	%rhs, %r497, 23;
	add.u32 	%r498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 9;
	shr.b32 	%rhs, %r496, 23;
	add.u32 	%r499, %lhs, %rhs;
	}
	add.s32 	%r500, %r499, %r486;
	add.s32 	%r501, %r498, %r487;
	xor.b32  	%r502, %r501, %r487;
	xor.b32  	%r503, %r500, %r486;
	and.b32  	%r504, %r472, %r503;
	and.b32  	%r505, %r473, %r502;
	xor.b32  	%r506, %r487, %r505;
	xor.b32  	%r507, %r486, %r504;
	add.s32 	%r508, %r456, %r1198;
	add.s32 	%r509, %r457, %r1198;
	add.s32 	%r510, %r509, %r507;
	add.s32 	%r511, %r508, %r506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 14;
	shr.b32 	%rhs, %r511, 18;
	add.u32 	%r512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 14;
	shr.b32 	%rhs, %r510, 18;
	add.u32 	%r513, %lhs, %rhs;
	}
	add.s32 	%r514, %r513, %r500;
	add.s32 	%r515, %r512, %r501;
	xor.b32  	%r516, %r515, %r501;
	xor.b32  	%r517, %r514, %r500;
	and.b32  	%r518, %r486, %r517;
	and.b32  	%r519, %r487, %r516;
	xor.b32  	%r520, %r501, %r519;
	xor.b32  	%r521, %r500, %r518;
	add.s32 	%r522, %r473, %r1199;
	add.s32 	%r523, %r472, %r1199;
	add.s32 	%r524, %r523, %r521;
	add.s32 	%r525, %r522, %r520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 20;
	shr.b32 	%rhs, %r525, 12;
	add.u32 	%r526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 20;
	shr.b32 	%rhs, %r524, 12;
	add.u32 	%r527, %lhs, %rhs;
	}
	add.s32 	%r528, %r527, %r514;
	add.s32 	%r529, %r526, %r515;
	xor.b32  	%r530, %r529, %r515;
	xor.b32  	%r531, %r528, %r514;
	and.b32  	%r532, %r500, %r531;
	and.b32  	%r533, %r501, %r530;
	xor.b32  	%r534, %r515, %r533;
	xor.b32  	%r535, %r514, %r532;
	add.s32 	%r536, %r487, %r1200;
	add.s32 	%r537, %r486, %r1200;
	add.s32 	%r538, %r537, %r535;
	add.s32 	%r539, %r536, %r534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 5;
	shr.b32 	%rhs, %r539, 27;
	add.u32 	%r540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 5;
	shr.b32 	%rhs, %r538, 27;
	add.u32 	%r541, %lhs, %rhs;
	}
	add.s32 	%r542, %r541, %r528;
	add.s32 	%r543, %r540, %r529;
	xor.b32  	%r544, %r543, %r529;
	xor.b32  	%r545, %r542, %r528;
	and.b32  	%r546, %r514, %r545;
	and.b32  	%r547, %r515, %r544;
	xor.b32  	%r548, %r529, %r547;
	xor.b32  	%r549, %r528, %r546;
	add.s32 	%r550, %r501, %r1201;
	add.s32 	%r551, %r500, %r1201;
	add.s32 	%r552, %r551, %r549;
	add.s32 	%r553, %r550, %r548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 9;
	shr.b32 	%rhs, %r553, 23;
	add.u32 	%r554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 9;
	shr.b32 	%rhs, %r552, 23;
	add.u32 	%r555, %lhs, %rhs;
	}
	add.s32 	%r556, %r555, %r542;
	add.s32 	%r557, %r554, %r543;
	xor.b32  	%r558, %r557, %r543;
	xor.b32  	%r559, %r556, %r542;
	and.b32  	%r560, %r528, %r559;
	and.b32  	%r561, %r529, %r558;
	xor.b32  	%r562, %r543, %r561;
	xor.b32  	%r563, %r542, %r560;
	add.s32 	%r564, %r515, %r1202;
	add.s32 	%r565, %r514, %r1202;
	add.s32 	%r566, %r565, %r563;
	add.s32 	%r567, %r564, %r562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r567, 14;
	shr.b32 	%rhs, %r567, 18;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 14;
	shr.b32 	%rhs, %r566, 18;
	add.u32 	%r569, %lhs, %rhs;
	}
	add.s32 	%r570, %r569, %r556;
	add.s32 	%r571, %r568, %r557;
	xor.b32  	%r572, %r571, %r557;
	xor.b32  	%r573, %r570, %r556;
	and.b32  	%r574, %r542, %r573;
	and.b32  	%r575, %r543, %r572;
	xor.b32  	%r576, %r557, %r575;
	xor.b32  	%r577, %r556, %r574;
	add.s32 	%r578, %r529, %r1203;
	add.s32 	%r579, %r528, %r1203;
	add.s32 	%r580, %r579, %r577;
	add.s32 	%r581, %r578, %r576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 20;
	shr.b32 	%rhs, %r581, 12;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 20;
	shr.b32 	%rhs, %r580, 12;
	add.u32 	%r583, %lhs, %rhs;
	}
	add.s32 	%r584, %r583, %r570;
	add.s32 	%r585, %r582, %r571;
	xor.b32  	%r586, %r585, %r571;
	xor.b32  	%r587, %r584, %r570;
	and.b32  	%r588, %r556, %r587;
	and.b32  	%r589, %r557, %r586;
	xor.b32  	%r590, %r571, %r589;
	xor.b32  	%r591, %r570, %r588;
	add.s32 	%r592, %r543, %r1204;
	add.s32 	%r593, %r542, %r1204;
	add.s32 	%r594, %r593, %r591;
	add.s32 	%r595, %r592, %r590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 5;
	shr.b32 	%rhs, %r595, 27;
	add.u32 	%r596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r594, 5;
	shr.b32 	%rhs, %r594, 27;
	add.u32 	%r597, %lhs, %rhs;
	}
	add.s32 	%r598, %r597, %r584;
	add.s32 	%r599, %r596, %r585;
	xor.b32  	%r600, %r599, %r585;
	xor.b32  	%r601, %r598, %r584;
	and.b32  	%r602, %r570, %r601;
	and.b32  	%r603, %r571, %r600;
	xor.b32  	%r604, %r585, %r603;
	xor.b32  	%r605, %r584, %r602;
	add.s32 	%r606, %r557, %r1205;
	add.s32 	%r607, %r556, %r1205;
	add.s32 	%r608, %r607, %r605;
	add.s32 	%r609, %r606, %r604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 9;
	shr.b32 	%rhs, %r609, 23;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 9;
	shr.b32 	%rhs, %r608, 23;
	add.u32 	%r611, %lhs, %rhs;
	}
	add.s32 	%r612, %r611, %r598;
	add.s32 	%r613, %r610, %r599;
	xor.b32  	%r614, %r613, %r599;
	xor.b32  	%r615, %r612, %r598;
	and.b32  	%r616, %r584, %r615;
	and.b32  	%r617, %r585, %r614;
	xor.b32  	%r618, %r599, %r617;
	xor.b32  	%r619, %r598, %r616;
	add.s32 	%r620, %r571, %r1206;
	add.s32 	%r621, %r570, %r1206;
	add.s32 	%r622, %r621, %r619;
	add.s32 	%r623, %r620, %r618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 14;
	shr.b32 	%rhs, %r623, 18;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 14;
	shr.b32 	%rhs, %r622, 18;
	add.u32 	%r625, %lhs, %rhs;
	}
	add.s32 	%r626, %r625, %r612;
	add.s32 	%r627, %r624, %r613;
	xor.b32  	%r628, %r627, %r613;
	xor.b32  	%r629, %r626, %r612;
	and.b32  	%r630, %r598, %r629;
	and.b32  	%r631, %r599, %r628;
	xor.b32  	%r632, %r613, %r631;
	xor.b32  	%r633, %r612, %r630;
	add.s32 	%r634, %r585, %r1207;
	add.s32 	%r635, %r584, %r1207;
	add.s32 	%r636, %r635, %r633;
	add.s32 	%r637, %r634, %r632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 20;
	shr.b32 	%rhs, %r636, 12;
	add.u32 	%r638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 20;
	shr.b32 	%rhs, %r637, 12;
	add.u32 	%r639, %lhs, %rhs;
	}
	add.s32 	%r640, %r639, %r627;
	add.s32 	%r641, %r638, %r626;
	xor.b32  	%r642, %r641, %r626;
	xor.b32  	%r643, %r640, %r627;
	xor.b32  	%r644, %r643, %r613;
	xor.b32  	%r645, %r642, %r612;
	add.s32 	%r646, %r599, %r1208;
	add.s32 	%r647, %r598, %r1208;
	add.s32 	%r648, %r647, %r645;
	add.s32 	%r649, %r646, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 4;
	shr.b32 	%rhs, %r649, 28;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 4;
	shr.b32 	%rhs, %r648, 28;
	add.u32 	%r651, %lhs, %rhs;
	}
	add.s32 	%r652, %r651, %r641;
	add.s32 	%r653, %r650, %r640;
	xor.b32  	%r654, %r653, %r643;
	xor.b32  	%r655, %r652, %r642;
	add.s32 	%r656, %r613, %r1209;
	add.s32 	%r657, %r612, %r1209;
	add.s32 	%r658, %r657, %r655;
	add.s32 	%r659, %r656, %r654;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 11;
	shr.b32 	%rhs, %r658, 21;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 11;
	shr.b32 	%rhs, %r659, 21;
	add.u32 	%r661, %lhs, %rhs;
	}
	add.s32 	%r662, %r661, %r653;
	add.s32 	%r663, %r660, %r652;
	xor.b32  	%r664, %r663, %r652;
	xor.b32  	%r665, %r662, %r653;
	xor.b32  	%r666, %r665, %r640;
	xor.b32  	%r667, %r664, %r641;
	add.s32 	%r668, %r627, %r1210;
	add.s32 	%r669, %r626, %r1210;
	add.s32 	%r670, %r669, %r667;
	add.s32 	%r671, %r668, %r666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r671, 16;
	shr.b32 	%rhs, %r671, 16;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 16;
	shr.b32 	%rhs, %r670, 16;
	add.u32 	%r673, %lhs, %rhs;
	}
	add.s32 	%r674, %r673, %r663;
	add.s32 	%r675, %r672, %r662;
	xor.b32  	%r676, %r675, %r665;
	xor.b32  	%r677, %r674, %r664;
	add.s32 	%r678, %r640, %r1211;
	add.s32 	%r679, %r641, %r1211;
	add.s32 	%r680, %r679, %r677;
	add.s32 	%r681, %r678, %r676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 23;
	shr.b32 	%rhs, %r680, 9;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r681, 23;
	shr.b32 	%rhs, %r681, 9;
	add.u32 	%r683, %lhs, %rhs;
	}
	add.s32 	%r684, %r683, %r675;
	add.s32 	%r685, %r682, %r674;
	xor.b32  	%r686, %r685, %r674;
	xor.b32  	%r687, %r684, %r675;
	xor.b32  	%r688, %r687, %r662;
	xor.b32  	%r689, %r686, %r663;
	add.s32 	%r690, %r653, %r1212;
	add.s32 	%r691, %r652, %r1212;
	add.s32 	%r692, %r691, %r689;
	add.s32 	%r693, %r690, %r688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 4;
	shr.b32 	%rhs, %r693, 28;
	add.u32 	%r694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 4;
	shr.b32 	%rhs, %r692, 28;
	add.u32 	%r695, %lhs, %rhs;
	}
	add.s32 	%r696, %r695, %r685;
	add.s32 	%r697, %r694, %r684;
	xor.b32  	%r698, %r697, %r687;
	xor.b32  	%r699, %r696, %r686;
	add.s32 	%r700, %r662, %r1213;
	add.s32 	%r701, %r663, %r1213;
	add.s32 	%r702, %r701, %r699;
	add.s32 	%r703, %r700, %r698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r702, 11;
	shr.b32 	%rhs, %r702, 21;
	add.u32 	%r704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 11;
	shr.b32 	%rhs, %r703, 21;
	add.u32 	%r705, %lhs, %rhs;
	}
	add.s32 	%r706, %r705, %r697;
	add.s32 	%r707, %r704, %r696;
	xor.b32  	%r708, %r707, %r696;
	xor.b32  	%r709, %r706, %r697;
	xor.b32  	%r710, %r709, %r684;
	xor.b32  	%r711, %r708, %r685;
	add.s32 	%r712, %r675, %r1214;
	add.s32 	%r713, %r674, %r1214;
	add.s32 	%r714, %r713, %r711;
	add.s32 	%r715, %r712, %r710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r715, 16;
	shr.b32 	%rhs, %r715, 16;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 16;
	shr.b32 	%rhs, %r714, 16;
	add.u32 	%r717, %lhs, %rhs;
	}
	add.s32 	%r718, %r717, %r707;
	add.s32 	%r719, %r716, %r706;
	xor.b32  	%r720, %r719, %r709;
	xor.b32  	%r721, %r718, %r708;
	add.s32 	%r722, %r684, %r1215;
	add.s32 	%r723, %r685, %r1215;
	add.s32 	%r724, %r723, %r721;
	add.s32 	%r725, %r722, %r720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 23;
	shr.b32 	%rhs, %r724, 9;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 23;
	shr.b32 	%rhs, %r725, 9;
	add.u32 	%r727, %lhs, %rhs;
	}
	add.s32 	%r728, %r727, %r719;
	add.s32 	%r729, %r726, %r718;
	xor.b32  	%r730, %r729, %r718;
	xor.b32  	%r731, %r728, %r719;
	xor.b32  	%r732, %r731, %r706;
	xor.b32  	%r733, %r730, %r707;
	add.s32 	%r734, %r697, %r1216;
	add.s32 	%r735, %r696, %r1216;
	add.s32 	%r736, %r735, %r733;
	add.s32 	%r737, %r734, %r732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 4;
	shr.b32 	%rhs, %r736, 28;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 4;
	shr.b32 	%rhs, %r737, 28;
	add.u32 	%r739, %lhs, %rhs;
	}
	add.s32 	%r740, %r739, %r728;
	add.s32 	%r741, %r738, %r729;
	add.s32 	%r742, %r707, %r207;
	add.s32 	%r743, %r706, %r206;
	xor.b32  	%r744, %r741, %r730;
	xor.b32  	%r745, %r740, %r731;
	add.s32 	%r746, %r743, %r745;
	add.s32 	%r747, %r742, %r744;
	add.s32 	%r748, %r747, -358537222;
	add.s32 	%r749, %r746, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 11;
	shr.b32 	%rhs, %r748, 21;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 11;
	shr.b32 	%rhs, %r749, 21;
	add.u32 	%r751, %lhs, %rhs;
	}
	add.s32 	%r752, %r751, %r740;
	add.s32 	%r753, %r750, %r741;
	xor.b32  	%r754, %r753, %r741;
	xor.b32  	%r755, %r752, %r740;
	xor.b32  	%r756, %r755, %r728;
	xor.b32  	%r757, %r754, %r729;
	add.s32 	%r758, %r719, %r1217;
	add.s32 	%r759, %r718, %r1217;
	add.s32 	%r760, %r759, %r757;
	add.s32 	%r761, %r758, %r756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 16;
	shr.b32 	%rhs, %r761, 16;
	add.u32 	%r762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r760, 16;
	shr.b32 	%rhs, %r760, 16;
	add.u32 	%r763, %lhs, %rhs;
	}
	add.s32 	%r764, %r763, %r753;
	add.s32 	%r765, %r762, %r752;
	xor.b32  	%r766, %r765, %r755;
	xor.b32  	%r767, %r764, %r754;
	add.s32 	%r768, %r728, %r1218;
	add.s32 	%r769, %r729, %r1218;
	add.s32 	%r770, %r769, %r767;
	add.s32 	%r771, %r768, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 23;
	shr.b32 	%rhs, %r770, 9;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 23;
	shr.b32 	%rhs, %r771, 9;
	add.u32 	%r773, %lhs, %rhs;
	}
	add.s32 	%r774, %r773, %r765;
	add.s32 	%r775, %r772, %r764;
	xor.b32  	%r776, %r775, %r764;
	xor.b32  	%r777, %r774, %r765;
	xor.b32  	%r778, %r777, %r752;
	xor.b32  	%r779, %r776, %r753;
	add.s32 	%r780, %r740, %r1219;
	add.s32 	%r781, %r741, %r1219;
	add.s32 	%r782, %r781, %r779;
	add.s32 	%r783, %r780, %r778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 4;
	shr.b32 	%rhs, %r783, 28;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 4;
	shr.b32 	%rhs, %r782, 28;
	add.u32 	%r785, %lhs, %rhs;
	}
	add.s32 	%r786, %r785, %r775;
	add.s32 	%r787, %r784, %r774;
	xor.b32  	%r788, %r787, %r777;
	xor.b32  	%r789, %r786, %r776;
	add.s32 	%r790, %r752, %r1220;
	add.s32 	%r791, %r753, %r1220;
	add.s32 	%r792, %r791, %r789;
	add.s32 	%r793, %r790, %r788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 11;
	shr.b32 	%rhs, %r792, 21;
	add.u32 	%r794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 11;
	shr.b32 	%rhs, %r793, 21;
	add.u32 	%r795, %lhs, %rhs;
	}
	add.s32 	%r796, %r795, %r787;
	add.s32 	%r797, %r794, %r786;
	xor.b32  	%r798, %r797, %r786;
	xor.b32  	%r799, %r796, %r787;
	xor.b32  	%r800, %r799, %r774;
	xor.b32  	%r801, %r798, %r775;
	add.s32 	%r802, %r765, %r1221;
	add.s32 	%r803, %r764, %r1221;
	add.s32 	%r804, %r803, %r801;
	add.s32 	%r805, %r802, %r800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 16;
	shr.b32 	%rhs, %r805, 16;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 16;
	shr.b32 	%rhs, %r804, 16;
	add.u32 	%r807, %lhs, %rhs;
	}
	add.s32 	%r808, %r807, %r797;
	add.s32 	%r809, %r806, %r796;
	xor.b32  	%r810, %r809, %r799;
	xor.b32  	%r811, %r808, %r798;
	add.s32 	%r812, %r774, %r1222;
	add.s32 	%r813, %r775, %r1222;
	add.s32 	%r814, %r813, %r811;
	add.s32 	%r815, %r812, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 23;
	shr.b32 	%rhs, %r815, 9;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 23;
	shr.b32 	%rhs, %r814, 9;
	add.u32 	%r817, %lhs, %rhs;
	}
	add.s32 	%r818, %r817, %r808;
	add.s32 	%r819, %r816, %r809;
	add.s32 	%r820, %r786, %r207;
	add.s32 	%r821, %r787, %r206;
	not.b32 	%r822, %r797;
	not.b32 	%r823, %r796;
	or.b32  	%r824, %r819, %r823;
	or.b32  	%r825, %r818, %r822;
	xor.b32  	%r826, %r808, %r825;
	xor.b32  	%r827, %r809, %r824;
	add.s32 	%r828, %r821, %r827;
	add.s32 	%r829, %r820, %r826;
	add.s32 	%r830, %r829, -198630844;
	add.s32 	%r831, %r828, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 6;
	shr.b32 	%rhs, %r830, 26;
	add.u32 	%r832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 6;
	shr.b32 	%rhs, %r831, 26;
	add.u32 	%r833, %lhs, %rhs;
	}
	add.s32 	%r834, %r833, %r819;
	add.s32 	%r835, %r832, %r818;
	not.b32 	%r836, %r809;
	not.b32 	%r837, %r808;
	or.b32  	%r838, %r835, %r837;
	or.b32  	%r839, %r834, %r836;
	xor.b32  	%r840, %r819, %r839;
	xor.b32  	%r841, %r818, %r838;
	add.s32 	%r842, %r796, %r1223;
	add.s32 	%r843, %r797, %r1223;
	add.s32 	%r844, %r843, %r841;
	add.s32 	%r845, %r842, %r840;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 10;
	shr.b32 	%rhs, %r844, 22;
	add.u32 	%r846, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 10;
	shr.b32 	%rhs, %r845, 22;
	add.u32 	%r847, %lhs, %rhs;
	}
	add.s32 	%r848, %r847, %r834;
	add.s32 	%r849, %r846, %r835;
	not.b32 	%r850, %r819;
	not.b32 	%r851, %r818;
	or.b32  	%r852, %r849, %r851;
	or.b32  	%r853, %r848, %r850;
	xor.b32  	%r854, %r834, %r853;
	xor.b32  	%r855, %r835, %r852;
	add.s32 	%r856, %r809, %r1224;
	add.s32 	%r857, %r808, %r1224;
	add.s32 	%r858, %r857, %r855;
	add.s32 	%r859, %r856, %r854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 15;
	shr.b32 	%rhs, %r858, 17;
	add.u32 	%r860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 15;
	shr.b32 	%rhs, %r859, 17;
	add.u32 	%r861, %lhs, %rhs;
	}
	add.s32 	%r862, %r861, %r848;
	add.s32 	%r863, %r860, %r849;
	not.b32 	%r864, %r834;
	not.b32 	%r865, %r835;
	or.b32  	%r866, %r863, %r865;
	or.b32  	%r867, %r862, %r864;
	xor.b32  	%r868, %r848, %r867;
	xor.b32  	%r869, %r849, %r866;
	add.s32 	%r870, %r819, %r1225;
	add.s32 	%r871, %r818, %r1225;
	add.s32 	%r872, %r871, %r869;
	add.s32 	%r873, %r870, %r868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 21;
	shr.b32 	%rhs, %r872, 11;
	add.u32 	%r874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r873, 21;
	shr.b32 	%rhs, %r873, 11;
	add.u32 	%r875, %lhs, %rhs;
	}
	add.s32 	%r876, %r875, %r862;
	add.s32 	%r877, %r874, %r863;
	not.b32 	%r878, %r848;
	not.b32 	%r879, %r849;
	or.b32  	%r880, %r877, %r879;
	or.b32  	%r881, %r876, %r878;
	xor.b32  	%r882, %r862, %r881;
	xor.b32  	%r883, %r863, %r880;
	add.s32 	%r884, %r834, %r1226;
	add.s32 	%r885, %r835, %r1226;
	add.s32 	%r886, %r885, %r883;
	add.s32 	%r887, %r884, %r882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 6;
	shr.b32 	%rhs, %r886, 26;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 6;
	shr.b32 	%rhs, %r887, 26;
	add.u32 	%r889, %lhs, %rhs;
	}
	add.s32 	%r890, %r889, %r876;
	add.s32 	%r891, %r888, %r877;
	not.b32 	%r892, %r862;
	not.b32 	%r893, %r863;
	or.b32  	%r894, %r891, %r893;
	or.b32  	%r895, %r890, %r892;
	xor.b32  	%r896, %r876, %r895;
	xor.b32  	%r897, %r877, %r894;
	add.s32 	%r898, %r848, %r1227;
	add.s32 	%r899, %r849, %r1227;
	add.s32 	%r900, %r899, %r897;
	add.s32 	%r901, %r898, %r896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 10;
	shr.b32 	%rhs, %r900, 22;
	add.u32 	%r902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 10;
	shr.b32 	%rhs, %r901, 22;
	add.u32 	%r903, %lhs, %rhs;
	}
	add.s32 	%r904, %r903, %r890;
	add.s32 	%r905, %r902, %r891;
	not.b32 	%r906, %r876;
	not.b32 	%r907, %r877;
	or.b32  	%r908, %r905, %r907;
	or.b32  	%r909, %r904, %r906;
	xor.b32  	%r910, %r890, %r909;
	xor.b32  	%r911, %r891, %r908;
	add.s32 	%r912, %r862, %r1228;
	add.s32 	%r913, %r863, %r1228;
	add.s32 	%r914, %r913, %r911;
	add.s32 	%r915, %r912, %r910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 15;
	shr.b32 	%rhs, %r914, 17;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 15;
	shr.b32 	%rhs, %r915, 17;
	add.u32 	%r917, %lhs, %rhs;
	}
	add.s32 	%r918, %r917, %r904;
	add.s32 	%r919, %r916, %r905;
	not.b32 	%r920, %r890;
	not.b32 	%r921, %r891;
	or.b32  	%r922, %r919, %r921;
	or.b32  	%r923, %r918, %r920;
	xor.b32  	%r924, %r904, %r923;
	xor.b32  	%r925, %r905, %r922;
	add.s32 	%r926, %r876, %r1229;
	add.s32 	%r927, %r877, %r1229;
	add.s32 	%r928, %r927, %r925;
	add.s32 	%r929, %r926, %r924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r928, 21;
	shr.b32 	%rhs, %r928, 11;
	add.u32 	%r930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r929, 21;
	shr.b32 	%rhs, %r929, 11;
	add.u32 	%r931, %lhs, %rhs;
	}
	add.s32 	%r932, %r931, %r918;
	add.s32 	%r933, %r930, %r919;
	not.b32 	%r934, %r904;
	not.b32 	%r935, %r905;
	or.b32  	%r936, %r933, %r935;
	or.b32  	%r937, %r932, %r934;
	xor.b32  	%r938, %r918, %r937;
	xor.b32  	%r939, %r919, %r936;
	add.s32 	%r940, %r890, %r1230;
	add.s32 	%r941, %r891, %r1230;
	add.s32 	%r942, %r941, %r939;
	add.s32 	%r943, %r940, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 6;
	shr.b32 	%rhs, %r942, 26;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 6;
	shr.b32 	%rhs, %r943, 26;
	add.u32 	%r945, %lhs, %rhs;
	}
	add.s32 	%r946, %r945, %r932;
	add.s32 	%r947, %r944, %r933;
	not.b32 	%r948, %r918;
	not.b32 	%r949, %r919;
	or.b32  	%r950, %r947, %r949;
	or.b32  	%r951, %r946, %r948;
	xor.b32  	%r952, %r932, %r951;
	xor.b32  	%r953, %r933, %r950;
	add.s32 	%r954, %r904, %r1231;
	add.s32 	%r955, %r905, %r1231;
	add.s32 	%r956, %r955, %r953;
	add.s32 	%r957, %r954, %r952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 10;
	shr.b32 	%rhs, %r956, 22;
	add.u32 	%r958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r957, 10;
	shr.b32 	%rhs, %r957, 22;
	add.u32 	%r959, %lhs, %rhs;
	}
	add.s32 	%r960, %r959, %r946;
	add.s32 	%r961, %r958, %r947;
	not.b32 	%r962, %r932;
	not.b32 	%r963, %r933;
	or.b32  	%r964, %r961, %r963;
	or.b32  	%r965, %r960, %r962;
	xor.b32  	%r966, %r946, %r965;
	xor.b32  	%r967, %r947, %r964;
	add.s32 	%r968, %r918, %r1232;
	add.s32 	%r969, %r919, %r1232;
	add.s32 	%r970, %r969, %r967;
	add.s32 	%r971, %r968, %r966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 15;
	shr.b32 	%rhs, %r970, 17;
	add.u32 	%r972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 15;
	shr.b32 	%rhs, %r971, 17;
	add.u32 	%r973, %lhs, %rhs;
	}
	add.s32 	%r974, %r973, %r960;
	add.s32 	%r975, %r972, %r961;
	not.b32 	%r976, %r946;
	not.b32 	%r977, %r947;
	or.b32  	%r978, %r975, %r977;
	or.b32  	%r979, %r974, %r976;
	xor.b32  	%r980, %r960, %r979;
	xor.b32  	%r981, %r961, %r978;
	add.s32 	%r982, %r932, %r1233;
	add.s32 	%r983, %r933, %r1233;
	add.s32 	%r984, %r983, %r981;
	add.s32 	%r985, %r982, %r980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 21;
	shr.b32 	%rhs, %r984, 11;
	add.u32 	%r986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 21;
	shr.b32 	%rhs, %r985, 11;
	add.u32 	%r987, %lhs, %rhs;
	}
	add.s32 	%r988, %r987, %r974;
	add.s32 	%r989, %r986, %r975;
	not.b32 	%r990, %r960;
	not.b32 	%r991, %r961;
	or.b32  	%r992, %r989, %r991;
	or.b32  	%r993, %r988, %r990;
	xor.b32  	%r994, %r974, %r993;
	xor.b32  	%r995, %r975, %r992;
	add.s32 	%r996, %r946, %r1234;
	add.s32 	%r997, %r947, %r1234;
	add.s32 	%r998, %r997, %r995;
	add.s32 	%r999, %r996, %r994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 6;
	shr.b32 	%rhs, %r999, 26;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 6;
	shr.b32 	%rhs, %r998, 26;
	add.u32 	%r1001, %lhs, %rhs;
	}
	not.b32 	%r1002, %r974;
	not.b32 	%r1003, %r975;
	add.s32 	%r125, %r1001, %r989;
	or.b32  	%r1004, %r125, %r1003;
	add.s32 	%r129, %r1000, %r988;
	or.b32  	%r1005, %r129, %r1002;
	xor.b32  	%r1006, %r988, %r1005;
	xor.b32  	%r1007, %r989, %r1004;
	add.s32 	%r1008, %r960, %r1235;
	add.s32 	%r1009, %r961, %r1235;
	add.s32 	%r1010, %r1009, %r1007;
	add.s32 	%r1011, %r1008, %r1006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1011, 10;
	shr.b32 	%rhs, %r1011, 22;
	add.u32 	%r1012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 10;
	shr.b32 	%rhs, %r1010, 22;
	add.u32 	%r1013, %lhs, %rhs;
	}
	not.b32 	%r1014, %r988;
	not.b32 	%r1015, %r989;
	add.s32 	%r126, %r1013, %r125;
	or.b32  	%r1016, %r126, %r1015;
	add.s32 	%r130, %r1012, %r129;
	or.b32  	%r1017, %r130, %r1014;
	xor.b32  	%r1018, %r129, %r1017;
	xor.b32  	%r1019, %r125, %r1016;
	add.s32 	%r1020, %r974, %r1236;
	add.s32 	%r1021, %r975, %r1236;
	add.s32 	%r1022, %r1021, %r1019;
	add.s32 	%r1023, %r1020, %r1018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 15;
	shr.b32 	%rhs, %r1023, 17;
	add.u32 	%r1024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 15;
	shr.b32 	%rhs, %r1022, 17;
	add.u32 	%r1025, %lhs, %rhs;
	}
	not.b32 	%r1026, %r129;
	not.b32 	%r1027, %r125;
	add.s32 	%r127, %r1025, %r126;
	or.b32  	%r1028, %r127, %r1027;
	add.s32 	%r131, %r1024, %r130;
	or.b32  	%r1029, %r131, %r1026;
	xor.b32  	%r1030, %r130, %r1029;
	xor.b32  	%r1031, %r126, %r1028;
	add.s32 	%r1032, %r988, %r1237;
	add.s32 	%r1033, %r989, %r1237;
	add.s32 	%r1034, %r1033, %r1031;
	add.s32 	%r1035, %r1032, %r1030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 21;
	shr.b32 	%rhs, %r1035, 11;
	add.u32 	%r1036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 21;
	shr.b32 	%rhs, %r1034, 11;
	add.u32 	%r1037, %lhs, %rhs;
	}
	add.s32 	%r128, %r1037, %r127;
	add.s32 	%r132, %r1036, %r131;
	and.b32  	%r1038, %r1177, 31;
	shr.u32 	%r1039, %r125, %r1038;
	and.b32  	%r1040, %r1039, %r173;
	mul.wide.u32 	%rd24, %r1040, 4;
	add.s64 	%rd25, %rd7, %rd24;
	and.b32  	%r1041, %r125, 31;
	mov.u32 	%r1042, 1;
	shl.b32 	%r133, %r1042, %r1041;
	ld.global.u32 	%r1043, [%rd25];
	and.b32  	%r1044, %r1043, %r133;
	setp.eq.s32	%p3, %r1044, 0;
	@%p3 bra 	BB5_30;

	mov.u32 	%r1167, 1;
	shr.u32 	%r1046, %r126, %r1038;
	and.b32  	%r1047, %r1046, %r173;
	mul.wide.u32 	%rd26, %r1047, 4;
	add.s64 	%rd27, %rd8, %rd26;
	and.b32  	%r1048, %r126, 31;
	shl.b32 	%r134, %r1167, %r1048;
	ld.global.u32 	%r1050, [%rd27];
	and.b32  	%r1051, %r1050, %r134;
	setp.eq.s32	%p4, %r1051, 0;
	@%p4 bra 	BB5_30;

	mov.u32 	%r1168, 1;
	shr.u32 	%r1053, %r127, %r1038;
	and.b32  	%r1054, %r1053, %r173;
	mul.wide.u32 	%rd28, %r1054, 4;
	add.s64 	%rd29, %rd9, %rd28;
	and.b32  	%r1055, %r127, 31;
	shl.b32 	%r135, %r1168, %r1055;
	ld.global.u32 	%r1057, [%rd29];
	and.b32  	%r1058, %r1057, %r135;
	setp.eq.s32	%p5, %r1058, 0;
	@%p5 bra 	BB5_30;

	mov.u32 	%r1169, 1;
	shr.u32 	%r1060, %r128, %r1038;
	and.b32  	%r1061, %r1060, %r173;
	mul.wide.u32 	%rd30, %r1061, 4;
	add.s64 	%rd31, %rd10, %rd30;
	and.b32  	%r1062, %r128, 31;
	shl.b32 	%r136, %r1169, %r1062;
	ld.global.u32 	%r1064, [%rd31];
	and.b32  	%r1065, %r1064, %r136;
	setp.eq.s32	%p6, %r1065, 0;
	@%p6 bra 	BB5_30;

	and.b32  	%r1172, %r125, 31;
	mov.u32 	%r1171, 1;
	shl.b32 	%r1170, %r1171, %r1172;
	and.b32  	%r1066, %r175, 31;
	shr.u32 	%r1067, %r125, %r1066;
	and.b32  	%r1068, %r1067, %r173;
	mul.wide.u32 	%rd32, %r1068, 4;
	add.s64 	%rd33, %rd11, %rd32;
	ld.global.u32 	%r1069, [%rd33];
	and.b32  	%r1070, %r1069, %r1170;
	setp.eq.s32	%p7, %r1070, 0;
	@%p7 bra 	BB5_30;

	shr.u32 	%r1072, %r126, %r1066;
	and.b32  	%r1073, %r1072, %r173;
	mul.wide.u32 	%rd34, %r1073, 4;
	add.s64 	%rd35, %rd12, %rd34;
	ld.global.u32 	%r1074, [%rd35];
	and.b32  	%r1075, %r1074, %r134;
	setp.eq.s32	%p8, %r1075, 0;
	@%p8 bra 	BB5_30;

	shr.u32 	%r1077, %r127, %r1066;
	and.b32  	%r1078, %r1077, %r173;
	mul.wide.u32 	%rd36, %r1078, 4;
	add.s64 	%rd37, %rd13, %rd36;
	ld.global.u32 	%r1079, [%rd37];
	and.b32  	%r1080, %r1079, %r135;
	setp.eq.s32	%p9, %r1080, 0;
	@%p9 bra 	BB5_30;

	shr.u32 	%r1082, %r128, %r1066;
	and.b32  	%r1083, %r1082, %r173;
	mul.wide.u32 	%rd38, %r1083, 4;
	add.s64 	%rd39, %rd14, %rd38;
	ld.global.u32 	%r1084, [%rd39];
	and.b32  	%r1085, %r1084, %r136;
	setp.eq.s32	%p10, %r1085, 0;
	@%p10 bra 	BB5_30;

	setp.eq.s32	%p11, %r178, 0;
	mov.u32 	%r1240, 0;
	mov.u32 	%r1086, -1;
	mov.u32 	%r1239, %r178;
	@%p11 bra 	BB5_24;

BB5_12:
	mov.u32 	%r1241, 1;
	shr.u32 	%r139, %r1239, 1;
	add.s32 	%r1242, %r139, %r1240;
	cvt.u64.u32	%rd40, %r1242;
	cvt.u64.u32	%rd41, %r179;
	add.s64 	%rd42, %rd40, %rd41;
	shl.b64 	%rd43, %rd42, 4;
	add.s64 	%rd2, %rd16, %rd43;
	ld.global.u32 	%r141, [%rd2+4];
	setp.gt.u32	%p12, %r128, %r141;
	@%p12 bra 	BB5_22;

	setp.lt.u32	%p13, %r128, %r141;
	mov.u32 	%r1089, -1;
	@%p13 bra 	BB5_14;
	bra.uni 	BB5_15;

BB5_14:
	mov.u32 	%r1241, %r1089;
	bra.uni 	BB5_22;

BB5_15:
	mov.u32 	%r1241, 1;
	ld.global.u32 	%r142, [%rd2+8];
	setp.gt.u32	%p14, %r127, %r142;
	@%p14 bra 	BB5_22;

	setp.lt.u32	%p15, %r127, %r142;
	@%p15 bra 	BB5_17;
	bra.uni 	BB5_18;

BB5_17:
	mov.u32 	%r1241, %r1089;
	bra.uni 	BB5_22;

BB5_18:
	mov.u32 	%r1241, 1;
	ld.global.u32 	%r143, [%rd2+12];
	setp.gt.u32	%p16, %r126, %r143;
	@%p16 bra 	BB5_22;

	setp.lt.u32	%p17, %r126, %r143;
	mov.u32 	%r1241, %r1089;
	@%p17 bra 	BB5_22;

	mov.u32 	%r1241, 1;
	ld.global.u32 	%r144, [%rd2];
	setp.gt.u32	%p18, %r125, %r144;
	@%p18 bra 	BB5_22;

	setp.lt.u32	%p19, %r125, %r144;
	selp.b32	%r1241, -1, 0, %p19;

BB5_22:
	add.s32 	%r1095, %r139, 1;
	setp.gt.s32	%p20, %r1241, 0;
	selp.b32	%r1096, %r1095, 0, %p20;
	add.s32 	%r1240, %r1096, %r1240;
	selp.b32	%r1097, -1, 0, %p20;
	add.s32 	%r1098, %r1097, %r1239;
	shr.u32 	%r1239, %r1098, 1;
	setp.eq.s32	%p21, %r1241, 0;
	@%p21 bra 	BB5_25;

	setp.ne.s32	%p22, %r1239, 0;
	@%p22 bra 	BB5_12;

BB5_24:
	mov.u32 	%r1242, %r1086;

BB5_25:
	setp.eq.s32	%p23, %r1242, -1;
	@%p23 bra 	BB5_30;

	add.s32 	%r150, %r1242, %r179;
	mul.wide.u32 	%rd44, %r150, 4;
	add.s64 	%rd45, %rd17, %rd44;
	atom.global.add.u32 	%r1100, [%rd45], 1;
	setp.ne.s32	%p24, %r1100, 0;
	@%p24 bra 	BB5_30;

	atom.global.add.u32 	%r151, [%rd18], 1;
	setp.lt.u32	%p25, %r151, %r178;
	@%p25 bra 	BB5_29;
	bra.uni 	BB5_28;

BB5_29:
	mul.wide.u32 	%rd46, %r151, 24;
	add.s64 	%rd47, %rd15, %rd46;
	st.global.v2.u32 	[%rd47+16], {%r1242, %r150};
	st.global.v2.u32 	[%rd47+8], {%r1238, %r176};
	st.global.u64 	[%rd47], %rd1;
	bra.uni 	BB5_30;

BB5_28:
	atom.global.add.u32 	%r1101, [%rd18], -1;

BB5_30:
	shr.u32 	%r1103, %r129, %r1038;
	and.b32  	%r1104, %r1103, %r173;
	mul.wide.u32 	%rd48, %r1104, 4;
	add.s64 	%rd49, %rd7, %rd48;
	and.b32  	%r1105, %r129, 31;
	mov.u32 	%r1106, 1;
	shl.b32 	%r152, %r1106, %r1105;
	ld.global.u32 	%r1107, [%rd49];
	and.b32  	%r1108, %r1107, %r152;
	setp.eq.s32	%p26, %r1108, 0;
	@%p26 bra 	BB5_58;

	shr.u32 	%r1110, %r130, %r1038;
	and.b32  	%r1111, %r1110, %r173;
	mul.wide.u32 	%rd50, %r1111, 4;
	add.s64 	%rd51, %rd8, %rd50;
	and.b32  	%r1112, %r130, 31;
	shl.b32 	%r153, %r1106, %r1112;
	ld.global.u32 	%r1114, [%rd51];
	and.b32  	%r1115, %r1114, %r153;
	setp.eq.s32	%p27, %r1115, 0;
	@%p27 bra 	BB5_58;

	shr.u32 	%r1117, %r131, %r1038;
	and.b32  	%r1118, %r1117, %r173;
	mul.wide.u32 	%rd52, %r1118, 4;
	add.s64 	%rd53, %rd9, %rd52;
	and.b32  	%r1119, %r131, 31;
	shl.b32 	%r154, %r1106, %r1119;
	ld.global.u32 	%r1121, [%rd53];
	and.b32  	%r1122, %r1121, %r154;
	setp.eq.s32	%p28, %r1122, 0;
	@%p28 bra 	BB5_58;

	shr.u32 	%r1124, %r132, %r1038;
	and.b32  	%r1125, %r1124, %r173;
	mul.wide.u32 	%rd54, %r1125, 4;
	add.s64 	%rd55, %rd10, %rd54;
	and.b32  	%r1126, %r132, 31;
	shl.b32 	%r155, %r1106, %r1126;
	ld.global.u32 	%r1128, [%rd55];
	and.b32  	%r1129, %r1128, %r155;
	setp.eq.s32	%p29, %r1129, 0;
	@%p29 bra 	BB5_58;

	and.b32  	%r1130, %r175, 31;
	shr.u32 	%r1131, %r129, %r1130;
	and.b32  	%r1132, %r1131, %r173;
	mul.wide.u32 	%rd56, %r1132, 4;
	add.s64 	%rd57, %rd11, %rd56;
	ld.global.u32 	%r1133, [%rd57];
	and.b32  	%r1134, %r1133, %r152;
	setp.eq.s32	%p30, %r1134, 0;
	@%p30 bra 	BB5_58;

	shr.u32 	%r1136, %r130, %r1130;
	and.b32  	%r1137, %r1136, %r173;
	mul.wide.u32 	%rd58, %r1137, 4;
	add.s64 	%rd59, %rd12, %rd58;
	ld.global.u32 	%r1138, [%rd59];
	and.b32  	%r1139, %r1138, %r153;
	setp.eq.s32	%p31, %r1139, 0;
	@%p31 bra 	BB5_58;

	shr.u32 	%r1141, %r131, %r1130;
	and.b32  	%r1142, %r1141, %r173;
	mul.wide.u32 	%rd60, %r1142, 4;
	add.s64 	%rd61, %rd13, %rd60;
	ld.global.u32 	%r1143, [%rd61];
	and.b32  	%r1144, %r1143, %r154;
	setp.eq.s32	%p32, %r1144, 0;
	@%p32 bra 	BB5_58;

	shr.u32 	%r1146, %r132, %r1130;
	and.b32  	%r1147, %r1146, %r173;
	mul.wide.u32 	%rd62, %r1147, 4;
	add.s64 	%rd63, %rd14, %rd62;
	ld.global.u32 	%r1148, [%rd63];
	and.b32  	%r1149, %r1148, %r155;
	setp.eq.s32	%p33, %r1149, 0;
	@%p33 bra 	BB5_58;

	setp.eq.s32	%p34, %r178, 0;
	cvt.u64.u32	%rd3, %r179;
	mov.u32 	%r1244, 0;
	mov.u32 	%r1150, -1;
	mov.u32 	%r1243, %r178;
	@%p34 bra 	BB5_51;

BB5_39:
	shr.u32 	%r158, %r1243, 1;
	add.s32 	%r1246, %r158, %r1244;
	cvt.u64.u32	%rd64, %r1246;
	add.s64 	%rd65, %rd64, %rd3;
	shl.b64 	%rd66, %rd65, 4;
	add.s64 	%rd4, %rd16, %rd66;
	ld.global.u32 	%r160, [%rd4+4];
	setp.gt.u32	%p35, %r132, %r160;
	mov.u32 	%r1245, %r1106;
	@%p35 bra 	BB5_49;

	setp.lt.u32	%p36, %r132, %r160;
	mov.u32 	%r1153, -1;
	@%p36 bra 	BB5_41;
	bra.uni 	BB5_42;

BB5_41:
	mov.u32 	%r1245, %r1153;
	bra.uni 	BB5_49;

BB5_42:
	ld.global.u32 	%r161, [%rd4+8];
	setp.gt.u32	%p37, %r131, %r161;
	mov.u32 	%r1245, %r1106;
	@%p37 bra 	BB5_49;

	setp.lt.u32	%p38, %r131, %r161;
	@%p38 bra 	BB5_44;
	bra.uni 	BB5_45;

BB5_44:
	mov.u32 	%r1245, %r1153;
	bra.uni 	BB5_49;

BB5_45:
	ld.global.u32 	%r162, [%rd4+12];
	setp.gt.u32	%p39, %r130, %r162;
	mov.u32 	%r1245, %r1106;
	@%p39 bra 	BB5_49;

	setp.lt.u32	%p40, %r130, %r162;
	mov.u32 	%r1245, %r1153;
	@%p40 bra 	BB5_49;

	ld.global.u32 	%r163, [%rd4];
	setp.gt.u32	%p41, %r129, %r163;
	mov.u32 	%r1245, %r1106;
	@%p41 bra 	BB5_49;

	setp.lt.u32	%p42, %r129, %r163;
	selp.b32	%r1245, -1, 0, %p42;

BB5_49:
	add.s32 	%r1159, %r158, 1;
	setp.gt.s32	%p43, %r1245, 0;
	selp.b32	%r1160, %r1159, 0, %p43;
	add.s32 	%r1244, %r1160, %r1244;
	selp.b32	%r1161, -1, 0, %p43;
	add.s32 	%r1162, %r1161, %r1243;
	shr.u32 	%r1243, %r1162, 1;
	setp.eq.s32	%p44, %r1245, 0;
	@%p44 bra 	BB5_52;

	setp.ne.s32	%p45, %r1243, 0;
	@%p45 bra 	BB5_39;

BB5_51:
	mov.u32 	%r1246, %r1150;

BB5_52:
	setp.eq.s32	%p46, %r1246, -1;
	@%p46 bra 	BB5_58;

	add.s32 	%r169, %r1246, %r179;
	add.s32 	%r170, %r1238, 1;
	setp.ge.u32	%p47, %r170, %r177;
	@%p47 bra 	BB5_58;

	mul.wide.u32 	%rd67, %r169, 4;
	add.s64 	%rd68, %rd17, %rd67;
	atom.global.add.u32 	%r1164, [%rd68], 1;
	setp.ne.s32	%p48, %r1164, 0;
	@%p48 bra 	BB5_58;

	atom.global.add.u32 	%r171, [%rd18], 1;
	setp.lt.u32	%p49, %r171, %r178;
	@%p49 bra 	BB5_57;
	bra.uni 	BB5_56;

BB5_57:
	mul.wide.u32 	%rd69, %r171, 24;
	add.s64 	%rd70, %rd15, %rd69;
	st.global.v2.u32 	[%rd70+16], {%r1246, %r169};
	add.s32 	%r1166, %r1238, 1;
	st.global.v2.u32 	[%rd70+8], {%r1166, %r176};
	st.global.u64 	[%rd70], %rd1;
	bra.uni 	BB5_58;

BB5_56:
	atom.global.add.u32 	%r1165, [%rd18], -1;

BB5_58:
	add.s32 	%r1238, %r1238, 2;
	setp.lt.u32	%p50, %r1238, %r177;
	@%p50 bra 	BB5_3;

BB5_59:
	ret;
}

	// .globl	m00000_s04
.entry m00000_s04(
	.param .u64 .ptr .global .align 4 m00000_s04_param_0,
	.param .u64 .ptr .global .align 4 m00000_s04_param_1,
	.param .u64 .ptr .global .align 4 m00000_s04_param_2,
	.param .u64 .ptr .const .align 8 m00000_s04_param_3,
	.param .u64 .ptr .global .align 1 m00000_s04_param_4,
	.param .u64 .ptr .global .align 1 m00000_s04_param_5,
	.param .u64 .ptr .global .align 4 m00000_s04_param_6,
	.param .u64 .ptr .global .align 4 m00000_s04_param_7,
	.param .u64 .ptr .global .align 4 m00000_s04_param_8,
	.param .u64 .ptr .global .align 4 m00000_s04_param_9,
	.param .u64 .ptr .global .align 4 m00000_s04_param_10,
	.param .u64 .ptr .global .align 4 m00000_s04_param_11,
	.param .u64 .ptr .global .align 4 m00000_s04_param_12,
	.param .u64 .ptr .global .align 4 m00000_s04_param_13,
	.param .u64 .ptr .global .align 8 m00000_s04_param_14,
	.param .u64 .ptr .global .align 4 m00000_s04_param_15,
	.param .u64 .ptr .global .align 4 m00000_s04_param_16,
	.param .u64 .ptr .global .align 4 m00000_s04_param_17,
	.param .u64 .ptr .global .align 1 m00000_s04_param_18,
	.param .u64 .ptr .global .align 4 m00000_s04_param_19,
	.param .u64 .ptr .global .align 16 m00000_s04_param_20,
	.param .u64 .ptr .global .align 16 m00000_s04_param_21,
	.param .u64 .ptr .global .align 16 m00000_s04_param_22,
	.param .u64 .ptr .global .align 16 m00000_s04_param_23,
	.param .u32 m00000_s04_param_24,
	.param .u32 m00000_s04_param_25,
	.param .u32 m00000_s04_param_26,
	.param .u32 m00000_s04_param_27,
	.param .u32 m00000_s04_param_28,
	.param .u32 m00000_s04_param_29,
	.param .u32 m00000_s04_param_30,
	.param .u32 m00000_s04_param_31,
	.param .u32 m00000_s04_param_32,
	.param .u32 m00000_s04_param_33,
	.param .u64 m00000_s04_param_34
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<1087>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd3, [m00000_s04_param_0];
	ld.param.u64 	%rd5, [m00000_s04_param_14];
	ld.param.u64 	%rd6, [m00000_s04_param_15];
	ld.param.u64 	%rd7, [m00000_s04_param_16];
	ld.param.u64 	%rd8, [m00000_s04_param_19];
	ld.param.u32 	%r91, [m00000_s04_param_27];
	ld.param.u32 	%r92, [m00000_s04_param_30];
	ld.param.u32 	%r93, [m00000_s04_param_31];
	ld.param.u32 	%r94, [m00000_s04_param_32];
	ld.param.u64 	%rd9, [m00000_s04_param_34];
	mov.b32	%r95, %envreg3;
	mov.u32 	%r96, %ctaid.x;
	mov.u32 	%r97, %ntid.x;
	mad.lo.s32 	%r98, %r96, %r97, %r95;
	mov.u32 	%r99, %tid.x;
	add.s32 	%r1, %r98, %r99;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd9;
	@%p1 bra 	BB6_17;

	mul.wide.s32 	%rd10, %r1, 260;
	add.s64 	%rd2, %rd3, %rd10;
	mul.wide.u32 	%rd11, %r94, 16;
	add.s64 	%rd12, %rd6, %rd11;
	ld.global.u32 	%r2, [%rd12+4];
	ld.global.u32 	%r3, [%rd12+8];
	sub.s32 	%r100, %r2, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r100, 11;
	shr.b32 	%rhs, %r100, 21;
	add.u32 	%r101, %lhs, %rhs;
	}
	ld.global.u32 	%r4, [%rd12];
	not.b32 	%r102, %r4;
	or.b32  	%r103, %r3, %r102;
	ld.global.u32 	%r5, [%rd12+12];
	xor.b32  	%r104, %r103, %r5;
	sub.s32 	%r105, %r101, %r104;
	add.s32 	%r106, %r105, 343485551;
	sub.s32 	%r107, %r3, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 17;
	shr.b32 	%rhs, %r107, 15;
	add.u32 	%r108, %lhs, %rhs;
	}
	mov.u32 	%r109, -343485552;
	sub.s32 	%r110, %r109, %r105;
	or.b32  	%r111, %r110, %r5;
	xor.b32  	%r112, %r111, %r4;
	sub.s32 	%r113, %r108, %r112;
	ld.global.u32 	%r6, [%rd2+8];
	sub.s32 	%r114, %r113, %r6;
	add.s32 	%r115, %r114, -718787259;
	sub.s32 	%r116, %r5, %r4;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r116, 22;
	shr.b32 	%rhs, %r116, 10;
	add.u32 	%r117, %lhs, %rhs;
	}
	mov.u32 	%r118, 718787258;
	sub.s32 	%r119, %r118, %r114;
	or.b32  	%r120, %r119, %r4;
	xor.b32  	%r121, %r120, %r106;
	sub.s32 	%r122, %r117, %r121;
	add.s32 	%r123, %r122, 1120210379;
	sub.s32 	%r124, %r4, %r106;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r124, 26;
	shr.b32 	%rhs, %r124, 6;
	add.u32 	%r125, %lhs, %rhs;
	}
	mov.u32 	%r126, -1120210380;
	sub.s32 	%r127, %r126, %r122;
	or.b32  	%r128, %r127, %r106;
	xor.b32  	%r129, %r128, %r115;
	sub.s32 	%r130, %r125, %r129;
	add.s32 	%r131, %r130, 145523070;
	sub.s32 	%r132, %r106, %r115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r132, 11;
	shr.b32 	%rhs, %r132, 21;
	add.u32 	%r133, %lhs, %rhs;
	}
	mov.u32 	%r134, -145523071;
	sub.s32 	%r135, %r134, %r130;
	or.b32  	%r136, %r135, %r115;
	xor.b32  	%r137, %r136, %r123;
	sub.s32 	%r138, %r133, %r137;
	add.s32 	%r139, %r138, -1309151649;
	sub.s32 	%r140, %r115, %r123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r140, 17;
	shr.b32 	%rhs, %r140, 15;
	add.u32 	%r141, %lhs, %rhs;
	}
	mov.u32 	%r142, 1309151648;
	sub.s32 	%r143, %r142, %r138;
	or.b32  	%r144, %r143, %r123;
	xor.b32  	%r145, %r144, %r131;
	sub.s32 	%r146, %r141, %r145;
	add.s32 	%r147, %r146, 1560198380;
	sub.s32 	%r148, %r123, %r131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r148, 22;
	shr.b32 	%rhs, %r148, 10;
	add.u32 	%r149, %lhs, %rhs;
	}
	mov.u32 	%r150, -1560198381;
	sub.s32 	%r151, %r150, %r146;
	or.b32  	%r152, %r151, %r131;
	xor.b32  	%r153, %r152, %r139;
	sub.s32 	%r154, %r149, %r153;
	add.s32 	%r155, %r154, 30611744;
	sub.s32 	%r156, %r131, %r139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r156, 26;
	shr.b32 	%rhs, %r156, 6;
	add.u32 	%r157, %lhs, %rhs;
	}
	mov.u32 	%r158, -30611745;
	sub.s32 	%r159, %r158, %r154;
	or.b32  	%r160, %r159, %r139;
	xor.b32  	%r161, %r160, %r147;
	sub.s32 	%r162, %r157, %r161;
	add.s32 	%r163, %r162, -1873313359;
	sub.s32 	%r164, %r139, %r147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r164, 11;
	shr.b32 	%rhs, %r164, 21;
	add.u32 	%r165, %lhs, %rhs;
	}
	mov.u32 	%r166, 1873313358;
	sub.s32 	%r167, %r166, %r162;
	or.b32  	%r168, %r167, %r147;
	xor.b32  	%r169, %r168, %r155;
	sub.s32 	%r170, %r165, %r169;
	ld.global.u32 	%r7, [%rd2+4];
	sub.s32 	%r171, %r170, %r7;
	add.s32 	%r172, %r171, 2054922799;
	sub.s32 	%r173, %r147, %r155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r173, 17;
	shr.b32 	%rhs, %r173, 15;
	add.u32 	%r174, %lhs, %rhs;
	}
	mov.u32 	%r175, -2054922800;
	sub.s32 	%r176, %r175, %r171;
	or.b32  	%r177, %r176, %r155;
	xor.b32  	%r178, %r177, %r163;
	sub.s32 	%r179, %r174, %r178;
	add.s32 	%r180, %r179, 1051523;
	sub.s32 	%r181, %r155, %r163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r181, 22;
	shr.b32 	%rhs, %r181, 10;
	add.u32 	%r182, %lhs, %rhs;
	}
	mov.u32 	%r183, -1051524;
	sub.s32 	%r184, %r183, %r179;
	or.b32  	%r185, %r184, %r163;
	xor.b32  	%r186, %r185, %r172;
	sub.s32 	%r187, %r182, %r186;
	ld.global.u32 	%r8, [%rd2+12];
	sub.s32 	%r188, %r187, %r8;
	add.s32 	%r189, %r188, 1894986606;
	sub.s32 	%r190, %r163, %r172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r190, 26;
	shr.b32 	%rhs, %r190, 6;
	add.u32 	%r191, %lhs, %rhs;
	}
	mov.u32 	%r192, -1894986607;
	sub.s32 	%r193, %r192, %r188;
	or.b32  	%r194, %r193, %r172;
	xor.b32  	%r195, %r194, %r180;
	sub.s32 	%r196, %r191, %r195;
	add.s32 	%r197, %r196, -1700485571;
	sub.s32 	%r198, %r172, %r180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 11;
	shr.b32 	%rhs, %r198, 21;
	add.u32 	%r199, %lhs, %rhs;
	}
	mov.u32 	%r200, 1700485570;
	sub.s32 	%r201, %r200, %r196;
	or.b32  	%r202, %r201, %r180;
	xor.b32  	%r203, %r202, %r189;
	sub.s32 	%r204, %r199, %r203;
	add.s32 	%r9, %r204, 57434055;
	sub.s32 	%r205, %r180, %r189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 17;
	shr.b32 	%rhs, %r205, 15;
	add.u32 	%r206, %lhs, %rhs;
	}
	mov.u32 	%r207, -57434056;
	sub.s32 	%r208, %r207, %r204;
	or.b32  	%r209, %r208, %r189;
	xor.b32  	%r210, %r209, %r197;
	sub.s32 	%r211, %r206, %r210;
	ld.global.u32 	%r10, [%rd2+56];
	sub.s32 	%r212, %r211, %r10;
	add.s32 	%r11, %r212, 1416354905;
	sub.s32 	%r213, %r189, %r197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 22;
	shr.b32 	%rhs, %r213, 10;
	add.u32 	%r214, %lhs, %rhs;
	}
	mov.u32 	%r215, -1416354906;
	sub.s32 	%r216, %r215, %r212;
	or.b32  	%r217, %r216, %r197;
	xor.b32  	%r218, %r217, %r9;
	sub.s32 	%r219, %r214, %r218;
	add.s32 	%r12, %r219, -1126891415;
	sub.s32 	%r220, %r197, %r9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r220, 26;
	shr.b32 	%rhs, %r220, 6;
	add.u32 	%r221, %lhs, %rhs;
	}
	mov.u32 	%r222, 1126891414;
	sub.s32 	%r223, %r222, %r219;
	or.b32  	%r224, %r223, %r9;
	xor.b32  	%r225, %r224, %r11;
	add.s32 	%r226, %r221, 198630844;
	sub.s32 	%r13, %r226, %r225;
	setp.eq.s32	%p2, %r92, 0;
	@%p2 bra 	BB6_17;

	sub.s32 	%r228, %r11, %r12;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 16;
	shr.b32 	%rhs, %r228, 16;
	add.u32 	%r229, %lhs, %rhs;
	}
	ld.global.u32 	%r15, [%rd2];
	mov.u32 	%r230, 995338651;
	sub.s32 	%r231, %r230, %r6;
	sub.s32 	%r232, %r9, %r11;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 9;
	shr.b32 	%rhs, %r232, 23;
	add.u32 	%r233, %lhs, %rhs;
	}
	add.s32 	%r20, %r231, %r233;
	xor.b32  	%r22, %r12, %r11;
	add.s32 	%r24, %r229, -530742520;
	mov.u32 	%r1086, 0;

BB6_3:
	add.s32 	%r1080, %r8, -722521979;
	add.s32 	%r1079, %r7, -1530992060;
	add.s32 	%r1078, %r10, -35309556;
	add.s32 	%r1077, %r6, -51403784;
	add.s32 	%r1076, %r8, -187363961;
	add.s32 	%r1075, %r10, -1019803690;
	add.s32 	%r1074, %r7, -165796510;
	add.s32 	%r1073, %r10, -1502002290;
	add.s32 	%r1072, %r8, -1316259209;
	add.s32 	%r1071, %r6, -1126478375;
	add.s32 	%r1070, %r7, -117830708;
	ld.param.u64 	%rd23, [m00000_s04_param_3];
	shr.u32 	%r234, %r1086, 1;
	mul.wide.u32 	%rd13, %r234, 8;
	add.s64 	%rd14, %rd23, %rd13;
	ld.const.v2.u32 	{%r235, %r236}, [%rd14];
	or.b32  	%r60, %r15, %r236;
	or.b32  	%r59, %r15, %r235;
	sub.s32 	%r239, %r13, %r59;
	sub.s32 	%r240, %r13, %r60;
	xor.b32  	%r241, %r240, %r22;
	xor.b32  	%r242, %r239, %r22;
	sub.s32 	%r243, %r20, %r242;
	sub.s32 	%r244, %r20, %r241;
	xor.b32  	%r245, %r240, %r244;
	xor.b32  	%r246, %r239, %r243;
	xor.b32  	%r247, %r246, %r12;
	xor.b32  	%r248, %r245, %r12;
	sub.s32 	%r62, %r24, %r248;
	sub.s32 	%r61, %r24, %r247;
	add.s32 	%r249, %r59, -680876937;
	add.s32 	%r250, %r60, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 7;
	shr.b32 	%rhs, %r249, 25;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 7;
	shr.b32 	%rhs, %r250, 25;
	add.u32 	%r252, %lhs, %rhs;
	}
	add.s32 	%r253, %r252, -271733879;
	add.s32 	%r254, %r251, -271733879;
	and.b32  	%r255, %r254, 2004318071;
	and.b32  	%r256, %r253, 2004318071;
	xor.b32  	%r257, %r256, -1732584194;
	xor.b32  	%r258, %r255, -1732584194;
	add.s32 	%r259, %r1070, %r258;
	add.s32 	%r260, %r1070, %r257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 12;
	shr.b32 	%rhs, %r259, 20;
	add.u32 	%r261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r260, 12;
	shr.b32 	%rhs, %r260, 20;
	add.u32 	%r262, %lhs, %rhs;
	}
	add.s32 	%r263, %r262, %r253;
	add.s32 	%r264, %r261, %r254;
	xor.b32  	%r265, %r253, -271733879;
	xor.b32  	%r266, %r254, -271733879;
	and.b32  	%r267, %r264, %r266;
	and.b32  	%r268, %r263, %r265;
	xor.b32  	%r269, %r268, -271733879;
	xor.b32  	%r270, %r267, -271733879;
	add.s32 	%r271, %r1071, %r270;
	add.s32 	%r272, %r1071, %r269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r271, 17;
	shr.b32 	%rhs, %r271, 15;
	add.u32 	%r273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 17;
	shr.b32 	%rhs, %r272, 15;
	add.u32 	%r274, %lhs, %rhs;
	}
	add.s32 	%r275, %r274, %r263;
	add.s32 	%r276, %r273, %r264;
	xor.b32  	%r277, %r263, %r253;
	xor.b32  	%r278, %r264, %r254;
	and.b32  	%r279, %r276, %r278;
	and.b32  	%r280, %r275, %r277;
	xor.b32  	%r281, %r253, %r280;
	xor.b32  	%r282, %r254, %r279;
	add.s32 	%r283, %r1072, %r282;
	add.s32 	%r284, %r1072, %r281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r284, 22;
	shr.b32 	%rhs, %r284, 10;
	add.u32 	%r285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r283, 22;
	shr.b32 	%rhs, %r283, 10;
	add.u32 	%r286, %lhs, %rhs;
	}
	add.s32 	%r287, %r286, %r276;
	add.s32 	%r288, %r285, %r275;
	xor.b32  	%r289, %r276, %r264;
	xor.b32  	%r290, %r275, %r263;
	and.b32  	%r291, %r288, %r290;
	and.b32  	%r292, %r287, %r289;
	xor.b32  	%r293, %r264, %r292;
	xor.b32  	%r294, %r263, %r291;
	add.s32 	%r295, %r252, %r294;
	add.s32 	%r296, %r251, %r293;
	add.s32 	%r297, %r296, -448152776;
	add.s32 	%r298, %r295, -448152776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r298, 7;
	shr.b32 	%rhs, %r298, 25;
	add.u32 	%r299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 7;
	shr.b32 	%rhs, %r297, 25;
	add.u32 	%r300, %lhs, %rhs;
	}
	add.s32 	%r301, %r300, %r287;
	add.s32 	%r302, %r299, %r288;
	xor.b32  	%r303, %r287, %r276;
	xor.b32  	%r304, %r288, %r275;
	and.b32  	%r305, %r302, %r304;
	and.b32  	%r306, %r301, %r303;
	xor.b32  	%r307, %r276, %r306;
	xor.b32  	%r308, %r275, %r305;
	add.s32 	%r309, %r263, %r308;
	add.s32 	%r310, %r264, %r307;
	add.s32 	%r311, %r310, 1200080426;
	add.s32 	%r312, %r309, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 12;
	shr.b32 	%rhs, %r312, 20;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 12;
	shr.b32 	%rhs, %r311, 20;
	add.u32 	%r314, %lhs, %rhs;
	}
	add.s32 	%r315, %r314, %r301;
	add.s32 	%r316, %r313, %r302;
	xor.b32  	%r317, %r301, %r287;
	xor.b32  	%r318, %r302, %r288;
	and.b32  	%r319, %r316, %r318;
	and.b32  	%r320, %r315, %r317;
	xor.b32  	%r321, %r287, %r320;
	xor.b32  	%r322, %r288, %r319;
	add.s32 	%r323, %r275, %r322;
	add.s32 	%r324, %r276, %r321;
	add.s32 	%r325, %r324, -1473231341;
	add.s32 	%r326, %r323, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 17;
	shr.b32 	%rhs, %r326, 15;
	add.u32 	%r327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 17;
	shr.b32 	%rhs, %r325, 15;
	add.u32 	%r328, %lhs, %rhs;
	}
	add.s32 	%r329, %r328, %r315;
	add.s32 	%r330, %r327, %r316;
	xor.b32  	%r331, %r315, %r301;
	xor.b32  	%r332, %r316, %r302;
	and.b32  	%r333, %r330, %r332;
	and.b32  	%r334, %r329, %r331;
	xor.b32  	%r335, %r301, %r334;
	xor.b32  	%r336, %r302, %r333;
	add.s32 	%r337, %r288, %r336;
	add.s32 	%r338, %r287, %r335;
	add.s32 	%r339, %r338, -45705983;
	add.s32 	%r340, %r337, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 22;
	shr.b32 	%rhs, %r340, 10;
	add.u32 	%r341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 22;
	shr.b32 	%rhs, %r339, 10;
	add.u32 	%r342, %lhs, %rhs;
	}
	add.s32 	%r343, %r342, %r329;
	add.s32 	%r344, %r341, %r330;
	xor.b32  	%r345, %r329, %r315;
	xor.b32  	%r346, %r330, %r316;
	and.b32  	%r347, %r344, %r346;
	and.b32  	%r348, %r343, %r345;
	xor.b32  	%r349, %r315, %r348;
	xor.b32  	%r350, %r316, %r347;
	add.s32 	%r351, %r302, %r350;
	add.s32 	%r352, %r301, %r349;
	add.s32 	%r353, %r352, 1770035416;
	add.s32 	%r354, %r351, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 7;
	shr.b32 	%rhs, %r354, 25;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 7;
	shr.b32 	%rhs, %r353, 25;
	add.u32 	%r356, %lhs, %rhs;
	}
	add.s32 	%r357, %r356, %r343;
	add.s32 	%r358, %r355, %r344;
	xor.b32  	%r359, %r343, %r329;
	xor.b32  	%r360, %r344, %r330;
	and.b32  	%r361, %r358, %r360;
	and.b32  	%r362, %r357, %r359;
	xor.b32  	%r363, %r329, %r362;
	xor.b32  	%r364, %r330, %r361;
	add.s32 	%r365, %r316, %r364;
	add.s32 	%r366, %r315, %r363;
	add.s32 	%r367, %r366, -1958414417;
	add.s32 	%r368, %r365, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 12;
	shr.b32 	%rhs, %r368, 20;
	add.u32 	%r369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 12;
	shr.b32 	%rhs, %r367, 20;
	add.u32 	%r370, %lhs, %rhs;
	}
	add.s32 	%r371, %r370, %r357;
	add.s32 	%r372, %r369, %r358;
	xor.b32  	%r373, %r357, %r343;
	xor.b32  	%r374, %r358, %r344;
	and.b32  	%r375, %r372, %r374;
	and.b32  	%r376, %r371, %r373;
	xor.b32  	%r377, %r343, %r376;
	xor.b32  	%r378, %r344, %r375;
	add.s32 	%r379, %r330, %r378;
	add.s32 	%r380, %r329, %r377;
	add.s32 	%r381, %r380, -42063;
	add.s32 	%r382, %r379, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 17;
	shr.b32 	%rhs, %r382, 15;
	add.u32 	%r383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 17;
	shr.b32 	%rhs, %r381, 15;
	add.u32 	%r384, %lhs, %rhs;
	}
	add.s32 	%r385, %r384, %r371;
	add.s32 	%r386, %r383, %r372;
	xor.b32  	%r387, %r371, %r357;
	xor.b32  	%r388, %r372, %r358;
	and.b32  	%r389, %r386, %r388;
	and.b32  	%r390, %r385, %r387;
	xor.b32  	%r391, %r357, %r390;
	xor.b32  	%r392, %r358, %r389;
	add.s32 	%r393, %r344, %r392;
	add.s32 	%r394, %r343, %r391;
	add.s32 	%r395, %r394, -1990404162;
	add.s32 	%r396, %r393, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 22;
	shr.b32 	%rhs, %r396, 10;
	add.u32 	%r397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 22;
	shr.b32 	%rhs, %r395, 10;
	add.u32 	%r398, %lhs, %rhs;
	}
	add.s32 	%r399, %r398, %r385;
	add.s32 	%r400, %r397, %r386;
	xor.b32  	%r401, %r385, %r371;
	xor.b32  	%r402, %r386, %r372;
	and.b32  	%r403, %r400, %r402;
	and.b32  	%r404, %r399, %r401;
	xor.b32  	%r405, %r371, %r404;
	xor.b32  	%r406, %r372, %r403;
	add.s32 	%r407, %r358, %r406;
	add.s32 	%r408, %r357, %r405;
	add.s32 	%r409, %r408, 1804603682;
	add.s32 	%r410, %r407, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 7;
	shr.b32 	%rhs, %r410, 25;
	add.u32 	%r411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 7;
	shr.b32 	%rhs, %r409, 25;
	add.u32 	%r412, %lhs, %rhs;
	}
	add.s32 	%r413, %r412, %r399;
	add.s32 	%r414, %r411, %r400;
	xor.b32  	%r415, %r399, %r385;
	xor.b32  	%r416, %r400, %r386;
	and.b32  	%r417, %r414, %r416;
	and.b32  	%r418, %r413, %r415;
	xor.b32  	%r419, %r385, %r418;
	xor.b32  	%r420, %r386, %r417;
	add.s32 	%r421, %r372, %r420;
	add.s32 	%r422, %r371, %r419;
	add.s32 	%r423, %r422, -40341101;
	add.s32 	%r424, %r421, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 12;
	shr.b32 	%rhs, %r423, 20;
	add.u32 	%r425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 12;
	shr.b32 	%rhs, %r424, 20;
	add.u32 	%r426, %lhs, %rhs;
	}
	add.s32 	%r427, %r426, %r414;
	add.s32 	%r428, %r425, %r413;
	xor.b32  	%r429, %r414, %r400;
	xor.b32  	%r430, %r413, %r399;
	and.b32  	%r431, %r428, %r430;
	and.b32  	%r432, %r427, %r429;
	xor.b32  	%r433, %r400, %r432;
	xor.b32  	%r434, %r399, %r431;
	add.s32 	%r435, %r386, %r1073;
	add.s32 	%r436, %r385, %r1073;
	add.s32 	%r437, %r436, %r434;
	add.s32 	%r438, %r435, %r433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 17;
	shr.b32 	%rhs, %r438, 15;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 17;
	shr.b32 	%rhs, %r437, 15;
	add.u32 	%r440, %lhs, %rhs;
	}
	add.s32 	%r441, %r440, %r428;
	add.s32 	%r442, %r439, %r427;
	xor.b32  	%r443, %r428, %r413;
	xor.b32  	%r444, %r427, %r414;
	and.b32  	%r445, %r442, %r444;
	and.b32  	%r446, %r441, %r443;
	xor.b32  	%r447, %r413, %r446;
	xor.b32  	%r448, %r414, %r445;
	add.s32 	%r449, %r400, %r448;
	add.s32 	%r450, %r399, %r447;
	add.s32 	%r451, %r450, 1236535329;
	add.s32 	%r452, %r449, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 22;
	shr.b32 	%rhs, %r452, 10;
	add.u32 	%r453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r451, 22;
	shr.b32 	%rhs, %r451, 10;
	add.u32 	%r454, %lhs, %rhs;
	}
	add.s32 	%r455, %r454, %r441;
	add.s32 	%r456, %r453, %r442;
	xor.b32  	%r457, %r456, %r442;
	xor.b32  	%r458, %r455, %r441;
	and.b32  	%r459, %r428, %r458;
	and.b32  	%r460, %r427, %r457;
	xor.b32  	%r461, %r442, %r460;
	xor.b32  	%r462, %r441, %r459;
	add.s32 	%r463, %r414, %r1074;
	add.s32 	%r464, %r413, %r1074;
	add.s32 	%r465, %r464, %r462;
	add.s32 	%r466, %r463, %r461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 5;
	shr.b32 	%rhs, %r465, 27;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 5;
	shr.b32 	%rhs, %r466, 27;
	add.u32 	%r468, %lhs, %rhs;
	}
	add.s32 	%r469, %r468, %r456;
	add.s32 	%r470, %r467, %r455;
	xor.b32  	%r471, %r470, %r455;
	xor.b32  	%r472, %r469, %r456;
	and.b32  	%r473, %r442, %r472;
	and.b32  	%r474, %r441, %r471;
	xor.b32  	%r475, %r455, %r474;
	xor.b32  	%r476, %r456, %r473;
	add.s32 	%r477, %r427, %r476;
	add.s32 	%r478, %r428, %r475;
	add.s32 	%r479, %r478, -1069501632;
	add.s32 	%r480, %r477, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 9;
	shr.b32 	%rhs, %r479, 23;
	add.u32 	%r481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 9;
	shr.b32 	%rhs, %r480, 23;
	add.u32 	%r482, %lhs, %rhs;
	}
	add.s32 	%r483, %r482, %r469;
	add.s32 	%r484, %r481, %r470;
	xor.b32  	%r485, %r484, %r470;
	xor.b32  	%r486, %r483, %r469;
	and.b32  	%r487, %r456, %r486;
	and.b32  	%r488, %r455, %r485;
	xor.b32  	%r489, %r470, %r488;
	xor.b32  	%r490, %r469, %r487;
	add.s32 	%r491, %r442, %r490;
	add.s32 	%r492, %r441, %r489;
	add.s32 	%r493, %r492, 643717713;
	add.s32 	%r494, %r491, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 14;
	shr.b32 	%rhs, %r493, 18;
	add.u32 	%r495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 14;
	shr.b32 	%rhs, %r494, 18;
	add.u32 	%r496, %lhs, %rhs;
	}
	add.s32 	%r497, %r496, %r483;
	add.s32 	%r498, %r495, %r484;
	add.s32 	%r499, %r455, %r59;
	add.s32 	%r500, %r456, %r60;
	xor.b32  	%r501, %r498, %r484;
	xor.b32  	%r502, %r497, %r483;
	and.b32  	%r503, %r469, %r502;
	and.b32  	%r504, %r470, %r501;
	xor.b32  	%r505, %r484, %r504;
	xor.b32  	%r506, %r483, %r503;
	add.s32 	%r507, %r500, %r506;
	add.s32 	%r508, %r499, %r505;
	add.s32 	%r509, %r508, -373897302;
	add.s32 	%r510, %r507, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 20;
	shr.b32 	%rhs, %r509, 12;
	add.u32 	%r511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r510, 20;
	shr.b32 	%rhs, %r510, 12;
	add.u32 	%r512, %lhs, %rhs;
	}
	add.s32 	%r513, %r512, %r497;
	add.s32 	%r514, %r511, %r498;
	xor.b32  	%r515, %r514, %r498;
	xor.b32  	%r516, %r513, %r497;
	and.b32  	%r517, %r483, %r516;
	and.b32  	%r518, %r484, %r515;
	xor.b32  	%r519, %r498, %r518;
	xor.b32  	%r520, %r497, %r517;
	add.s32 	%r521, %r469, %r520;
	add.s32 	%r522, %r470, %r519;
	add.s32 	%r523, %r522, -701558691;
	add.s32 	%r524, %r521, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 5;
	shr.b32 	%rhs, %r523, 27;
	add.u32 	%r525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 5;
	shr.b32 	%rhs, %r524, 27;
	add.u32 	%r526, %lhs, %rhs;
	}
	add.s32 	%r527, %r526, %r513;
	add.s32 	%r528, %r525, %r514;
	xor.b32  	%r529, %r528, %r514;
	xor.b32  	%r530, %r527, %r513;
	and.b32  	%r531, %r497, %r530;
	and.b32  	%r532, %r498, %r529;
	xor.b32  	%r533, %r514, %r532;
	xor.b32  	%r534, %r513, %r531;
	add.s32 	%r535, %r483, %r534;
	add.s32 	%r536, %r484, %r533;
	add.s32 	%r537, %r536, 38016083;
	add.s32 	%r538, %r535, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r537, 9;
	shr.b32 	%rhs, %r537, 23;
	add.u32 	%r539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r538, 9;
	shr.b32 	%rhs, %r538, 23;
	add.u32 	%r540, %lhs, %rhs;
	}
	add.s32 	%r541, %r540, %r527;
	add.s32 	%r542, %r539, %r528;
	xor.b32  	%r543, %r542, %r528;
	xor.b32  	%r544, %r541, %r527;
	and.b32  	%r545, %r513, %r544;
	and.b32  	%r546, %r514, %r543;
	xor.b32  	%r547, %r528, %r546;
	xor.b32  	%r548, %r527, %r545;
	add.s32 	%r549, %r497, %r548;
	add.s32 	%r550, %r498, %r547;
	add.s32 	%r551, %r550, -660478335;
	add.s32 	%r552, %r549, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r551, 14;
	shr.b32 	%rhs, %r551, 18;
	add.u32 	%r553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 14;
	shr.b32 	%rhs, %r552, 18;
	add.u32 	%r554, %lhs, %rhs;
	}
	add.s32 	%r555, %r554, %r541;
	add.s32 	%r556, %r553, %r542;
	xor.b32  	%r557, %r556, %r542;
	xor.b32  	%r558, %r555, %r541;
	and.b32  	%r559, %r527, %r558;
	and.b32  	%r560, %r528, %r557;
	xor.b32  	%r561, %r542, %r560;
	xor.b32  	%r562, %r541, %r559;
	add.s32 	%r563, %r513, %r562;
	add.s32 	%r564, %r514, %r561;
	add.s32 	%r565, %r564, -405537848;
	add.s32 	%r566, %r563, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 20;
	shr.b32 	%rhs, %r565, 12;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 20;
	shr.b32 	%rhs, %r566, 12;
	add.u32 	%r568, %lhs, %rhs;
	}
	add.s32 	%r569, %r568, %r555;
	add.s32 	%r570, %r567, %r556;
	xor.b32  	%r571, %r570, %r556;
	xor.b32  	%r572, %r569, %r555;
	and.b32  	%r573, %r541, %r572;
	and.b32  	%r574, %r542, %r571;
	xor.b32  	%r575, %r556, %r574;
	xor.b32  	%r576, %r555, %r573;
	add.s32 	%r577, %r527, %r576;
	add.s32 	%r578, %r528, %r575;
	add.s32 	%r579, %r578, 568446438;
	add.s32 	%r580, %r577, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 5;
	shr.b32 	%rhs, %r580, 27;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 5;
	shr.b32 	%rhs, %r579, 27;
	add.u32 	%r582, %lhs, %rhs;
	}
	add.s32 	%r583, %r582, %r570;
	add.s32 	%r584, %r581, %r569;
	xor.b32  	%r585, %r584, %r569;
	xor.b32  	%r586, %r583, %r570;
	and.b32  	%r587, %r556, %r586;
	and.b32  	%r588, %r555, %r585;
	xor.b32  	%r589, %r569, %r588;
	xor.b32  	%r590, %r570, %r587;
	add.s32 	%r591, %r541, %r1075;
	add.s32 	%r592, %r542, %r1075;
	add.s32 	%r593, %r592, %r590;
	add.s32 	%r594, %r591, %r589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r594, 9;
	shr.b32 	%rhs, %r594, 23;
	add.u32 	%r595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 9;
	shr.b32 	%rhs, %r593, 23;
	add.u32 	%r596, %lhs, %rhs;
	}
	add.s32 	%r597, %r596, %r583;
	add.s32 	%r598, %r595, %r584;
	xor.b32  	%r599, %r598, %r584;
	xor.b32  	%r600, %r597, %r583;
	and.b32  	%r601, %r570, %r600;
	and.b32  	%r602, %r569, %r599;
	xor.b32  	%r603, %r584, %r602;
	xor.b32  	%r604, %r583, %r601;
	add.s32 	%r605, %r555, %r1076;
	add.s32 	%r606, %r556, %r1076;
	add.s32 	%r607, %r606, %r604;
	add.s32 	%r608, %r605, %r603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 14;
	shr.b32 	%rhs, %r607, 18;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 14;
	shr.b32 	%rhs, %r608, 18;
	add.u32 	%r610, %lhs, %rhs;
	}
	add.s32 	%r611, %r610, %r598;
	add.s32 	%r612, %r609, %r597;
	xor.b32  	%r613, %r612, %r597;
	xor.b32  	%r614, %r611, %r598;
	and.b32  	%r615, %r584, %r614;
	and.b32  	%r616, %r583, %r613;
	xor.b32  	%r617, %r597, %r616;
	xor.b32  	%r618, %r598, %r615;
	add.s32 	%r619, %r569, %r618;
	add.s32 	%r620, %r570, %r617;
	add.s32 	%r621, %r620, 1163531501;
	add.s32 	%r622, %r619, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 20;
	shr.b32 	%rhs, %r621, 12;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 20;
	shr.b32 	%rhs, %r622, 12;
	add.u32 	%r624, %lhs, %rhs;
	}
	add.s32 	%r625, %r624, %r611;
	add.s32 	%r626, %r623, %r612;
	xor.b32  	%r627, %r626, %r612;
	xor.b32  	%r628, %r625, %r611;
	and.b32  	%r629, %r598, %r628;
	and.b32  	%r630, %r597, %r627;
	xor.b32  	%r631, %r612, %r630;
	xor.b32  	%r632, %r611, %r629;
	add.s32 	%r633, %r584, %r632;
	add.s32 	%r634, %r583, %r631;
	add.s32 	%r635, %r634, -1444681467;
	add.s32 	%r636, %r633, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 5;
	shr.b32 	%rhs, %r636, 27;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 5;
	shr.b32 	%rhs, %r635, 27;
	add.u32 	%r638, %lhs, %rhs;
	}
	add.s32 	%r639, %r638, %r626;
	add.s32 	%r640, %r637, %r625;
	xor.b32  	%r641, %r640, %r625;
	xor.b32  	%r642, %r639, %r626;
	and.b32  	%r643, %r612, %r642;
	and.b32  	%r644, %r611, %r641;
	xor.b32  	%r645, %r625, %r644;
	xor.b32  	%r646, %r626, %r643;
	add.s32 	%r647, %r598, %r1077;
	add.s32 	%r648, %r597, %r1077;
	add.s32 	%r649, %r648, %r646;
	add.s32 	%r650, %r647, %r645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 9;
	shr.b32 	%rhs, %r649, 23;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 9;
	shr.b32 	%rhs, %r650, 23;
	add.u32 	%r652, %lhs, %rhs;
	}
	add.s32 	%r653, %r652, %r640;
	add.s32 	%r654, %r651, %r639;
	xor.b32  	%r655, %r654, %r639;
	xor.b32  	%r656, %r653, %r640;
	and.b32  	%r657, %r625, %r656;
	and.b32  	%r658, %r626, %r655;
	xor.b32  	%r659, %r639, %r658;
	xor.b32  	%r660, %r640, %r657;
	add.s32 	%r661, %r611, %r660;
	add.s32 	%r662, %r612, %r659;
	add.s32 	%r663, %r662, 1735328473;
	add.s32 	%r664, %r661, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 14;
	shr.b32 	%rhs, %r663, 18;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 14;
	shr.b32 	%rhs, %r664, 18;
	add.u32 	%r666, %lhs, %rhs;
	}
	add.s32 	%r667, %r666, %r653;
	add.s32 	%r668, %r665, %r654;
	xor.b32  	%r669, %r668, %r654;
	xor.b32  	%r670, %r667, %r653;
	and.b32  	%r671, %r640, %r670;
	and.b32  	%r672, %r639, %r669;
	xor.b32  	%r673, %r654, %r672;
	xor.b32  	%r674, %r653, %r671;
	add.s32 	%r675, %r625, %r674;
	add.s32 	%r676, %r626, %r673;
	add.s32 	%r677, %r676, -1926607734;
	add.s32 	%r678, %r675, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 20;
	shr.b32 	%rhs, %r678, 12;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 20;
	shr.b32 	%rhs, %r677, 12;
	add.u32 	%r680, %lhs, %rhs;
	}
	add.s32 	%r681, %r680, %r668;
	add.s32 	%r682, %r679, %r667;
	xor.b32  	%r683, %r682, %r667;
	xor.b32  	%r684, %r681, %r668;
	xor.b32  	%r685, %r684, %r654;
	xor.b32  	%r686, %r683, %r653;
	add.s32 	%r687, %r640, %r686;
	add.s32 	%r688, %r639, %r685;
	add.s32 	%r689, %r688, -378558;
	add.s32 	%r690, %r687, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r689, 4;
	shr.b32 	%rhs, %r689, 28;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 4;
	shr.b32 	%rhs, %r690, 28;
	add.u32 	%r692, %lhs, %rhs;
	}
	add.s32 	%r693, %r692, %r682;
	add.s32 	%r694, %r691, %r681;
	xor.b32  	%r695, %r694, %r684;
	xor.b32  	%r696, %r693, %r683;
	add.s32 	%r697, %r653, %r696;
	add.s32 	%r698, %r654, %r695;
	add.s32 	%r699, %r698, -2022574463;
	add.s32 	%r700, %r697, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r700, 11;
	shr.b32 	%rhs, %r700, 21;
	add.u32 	%r701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 11;
	shr.b32 	%rhs, %r699, 21;
	add.u32 	%r702, %lhs, %rhs;
	}
	add.s32 	%r703, %r702, %r694;
	add.s32 	%r704, %r701, %r693;
	xor.b32  	%r705, %r704, %r693;
	xor.b32  	%r706, %r703, %r694;
	xor.b32  	%r707, %r706, %r681;
	xor.b32  	%r708, %r705, %r682;
	add.s32 	%r709, %r667, %r708;
	add.s32 	%r710, %r668, %r707;
	add.s32 	%r711, %r710, 1839030562;
	add.s32 	%r712, %r709, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r712, 16;
	shr.b32 	%rhs, %r712, 16;
	add.u32 	%r713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 16;
	shr.b32 	%rhs, %r711, 16;
	add.u32 	%r714, %lhs, %rhs;
	}
	add.s32 	%r715, %r714, %r703;
	add.s32 	%r716, %r713, %r704;
	xor.b32  	%r717, %r716, %r705;
	xor.b32  	%r718, %r715, %r706;
	add.s32 	%r719, %r682, %r1078;
	add.s32 	%r720, %r681, %r1078;
	add.s32 	%r721, %r720, %r718;
	add.s32 	%r722, %r719, %r717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 23;
	shr.b32 	%rhs, %r721, 9;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 23;
	shr.b32 	%rhs, %r722, 9;
	add.u32 	%r724, %lhs, %rhs;
	}
	add.s32 	%r725, %r724, %r716;
	add.s32 	%r726, %r723, %r715;
	xor.b32  	%r727, %r726, %r715;
	xor.b32  	%r728, %r725, %r716;
	xor.b32  	%r729, %r728, %r704;
	xor.b32  	%r730, %r727, %r703;
	add.s32 	%r731, %r693, %r1079;
	add.s32 	%r732, %r694, %r1079;
	add.s32 	%r733, %r732, %r730;
	add.s32 	%r734, %r731, %r729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 4;
	shr.b32 	%rhs, %r733, 28;
	add.u32 	%r735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 4;
	shr.b32 	%rhs, %r734, 28;
	add.u32 	%r736, %lhs, %rhs;
	}
	add.s32 	%r737, %r736, %r725;
	add.s32 	%r738, %r735, %r726;
	xor.b32  	%r739, %r738, %r727;
	xor.b32  	%r740, %r737, %r728;
	add.s32 	%r741, %r704, %r740;
	add.s32 	%r742, %r703, %r739;
	add.s32 	%r743, %r742, 1272893353;
	add.s32 	%r744, %r741, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 11;
	shr.b32 	%rhs, %r744, 21;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r743, 11;
	shr.b32 	%rhs, %r743, 21;
	add.u32 	%r746, %lhs, %rhs;
	}
	add.s32 	%r747, %r746, %r738;
	add.s32 	%r748, %r745, %r737;
	xor.b32  	%r749, %r748, %r737;
	xor.b32  	%r750, %r747, %r738;
	xor.b32  	%r751, %r750, %r726;
	xor.b32  	%r752, %r749, %r725;
	add.s32 	%r753, %r716, %r752;
	add.s32 	%r754, %r715, %r751;
	add.s32 	%r755, %r754, -155497632;
	add.s32 	%r756, %r753, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r755, 16;
	shr.b32 	%rhs, %r755, 16;
	add.u32 	%r757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 16;
	shr.b32 	%rhs, %r756, 16;
	add.u32 	%r758, %lhs, %rhs;
	}
	add.s32 	%r759, %r758, %r748;
	add.s32 	%r760, %r757, %r747;
	xor.b32  	%r761, %r760, %r750;
	xor.b32  	%r762, %r759, %r749;
	add.s32 	%r763, %r725, %r762;
	add.s32 	%r764, %r726, %r761;
	add.s32 	%r765, %r764, -1094730640;
	add.s32 	%r766, %r763, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 23;
	shr.b32 	%rhs, %r766, 9;
	add.u32 	%r767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 23;
	shr.b32 	%rhs, %r765, 9;
	add.u32 	%r768, %lhs, %rhs;
	}
	add.s32 	%r63, %r768, %r760;
	add.s32 	%r64, %r767, %r759;
	xor.b32  	%r769, %r64, %r759;
	xor.b32  	%r770, %r63, %r760;
	xor.b32  	%r771, %r770, %r747;
	xor.b32  	%r772, %r769, %r748;
	add.s32 	%r773, %r737, %r772;
	add.s32 	%r774, %r738, %r771;
	add.s32 	%r775, %r774, 681279174;
	add.s32 	%r776, %r773, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 4;
	shr.b32 	%rhs, %r775, 28;
	add.u32 	%r777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 4;
	shr.b32 	%rhs, %r776, 28;
	add.u32 	%r778, %lhs, %rhs;
	}
	add.s32 	%r66, %r778, %r64;
	add.s32 	%r65, %r777, %r63;
	add.s32 	%r779, %r747, %r59;
	add.s32 	%r780, %r748, %r60;
	xor.b32  	%r781, %r65, %r770;
	xor.b32  	%r782, %r66, %r769;
	add.s32 	%r783, %r780, %r782;
	add.s32 	%r784, %r779, %r781;
	add.s32 	%r785, %r784, -358537222;
	add.s32 	%r786, %r783, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 11;
	shr.b32 	%rhs, %r785, 21;
	add.u32 	%r787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r786, 11;
	shr.b32 	%rhs, %r786, 21;
	add.u32 	%r788, %lhs, %rhs;
	}
	add.s32 	%r68, %r788, %r66;
	add.s32 	%r67, %r787, %r65;
	xor.b32  	%r69, %r67, %r65;
	xor.b32  	%r70, %r68, %r66;
	xor.b32  	%r789, %r70, %r64;
	xor.b32  	%r790, %r69, %r63;
	add.s32 	%r791, %r759, %r1080;
	add.s32 	%r792, %r760, %r1080;
	add.s32 	%r793, %r792, %r790;
	add.s32 	%r794, %r791, %r789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 16;
	shr.b32 	%rhs, %r793, 16;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r794, 16;
	shr.b32 	%rhs, %r794, 16;
	add.u32 	%r796, %lhs, %rhs;
	}
	add.s32 	%r72, %r796, %r68;
	add.s32 	%r71, %r795, %r67;
	setp.eq.s32	%p3, %r61, %r71;
	@%p3 bra 	BB6_5;

	setp.ne.s32	%p4, %r62, %r72;
	@%p4 bra 	BB6_16;

BB6_5:
	xor.b32  	%r797, %r71, %r69;
	xor.b32  	%r798, %r72, %r70;
	add.s32 	%r799, %r64, %r798;
	add.s32 	%r800, %r63, %r797;
	add.s32 	%r801, %r800, 76029189;
	add.s32 	%r802, %r799, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 23;
	shr.b32 	%rhs, %r802, 9;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 23;
	shr.b32 	%rhs, %r801, 9;
	add.u32 	%r804, %lhs, %rhs;
	}
	add.s32 	%r73, %r804, %r71;
	add.s32 	%r74, %r803, %r72;
	xor.b32  	%r805, %r74, %r72;
	xor.b32  	%r806, %r73, %r71;
	xor.b32  	%r807, %r806, %r67;
	xor.b32  	%r808, %r805, %r68;
	add.s32 	%r809, %r66, %r808;
	add.s32 	%r810, %r65, %r807;
	add.s32 	%r811, %r810, -640364487;
	add.s32 	%r812, %r809, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 4;
	shr.b32 	%rhs, %r811, 28;
	add.u32 	%r813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 4;
	shr.b32 	%rhs, %r812, 28;
	add.u32 	%r814, %lhs, %rhs;
	}
	add.s32 	%r76, %r814, %r74;
	add.s32 	%r75, %r813, %r73;
	xor.b32  	%r815, %r75, %r806;
	xor.b32  	%r816, %r76, %r805;
	add.s32 	%r817, %r68, %r816;
	add.s32 	%r818, %r67, %r815;
	add.s32 	%r819, %r818, -421815835;
	add.s32 	%r820, %r817, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 11;
	shr.b32 	%rhs, %r819, 21;
	add.u32 	%r821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 11;
	shr.b32 	%rhs, %r820, 21;
	add.u32 	%r822, %lhs, %rhs;
	}
	add.s32 	%r78, %r822, %r76;
	add.s32 	%r77, %r821, %r75;
	setp.ne.s32	%p5, %r12, %r77;
	setp.ne.s32	%p6, %r12, %r78;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB6_16;

	add.s32 	%r1085, %r6, 718787259;
	add.s32 	%r1084, %r7, -2054922799;
	add.s32 	%r1083, %r8, -1894986606;
	add.s32 	%r1082, %r10, -1416354905;
	add.s32 	%r1081, %r6, -995338651;
	xor.b32  	%r823, %r78, %r76;
	xor.b32  	%r824, %r77, %r75;
	xor.b32  	%r825, %r824, %r73;
	xor.b32  	%r826, %r823, %r74;
	add.s32 	%r827, %r72, %r826;
	add.s32 	%r828, %r71, %r825;
	add.s32 	%r829, %r828, 530742520;
	add.s32 	%r830, %r827, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 16;
	shr.b32 	%rhs, %r830, 16;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 16;
	shr.b32 	%rhs, %r829, 16;
	add.u32 	%r832, %lhs, %rhs;
	}
	add.s32 	%r833, %r832, %r77;
	add.s32 	%r834, %r831, %r78;
	xor.b32  	%r835, %r834, %r823;
	xor.b32  	%r836, %r833, %r824;
	add.s32 	%r837, %r74, %r1081;
	add.s32 	%r838, %r73, %r1081;
	add.s32 	%r839, %r838, %r836;
	add.s32 	%r840, %r837, %r835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 23;
	shr.b32 	%rhs, %r840, 9;
	add.u32 	%r841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r839, 23;
	shr.b32 	%rhs, %r839, 9;
	add.u32 	%r842, %lhs, %rhs;
	}
	add.s32 	%r843, %r842, %r833;
	add.s32 	%r844, %r841, %r834;
	not.b32 	%r845, %r77;
	not.b32 	%r846, %r78;
	or.b32  	%r847, %r844, %r846;
	or.b32  	%r848, %r843, %r845;
	xor.b32  	%r849, %r833, %r848;
	xor.b32  	%r850, %r834, %r847;
	add.s32 	%r851, %r75, %r59;
	add.s32 	%r852, %r76, %r60;
	add.s32 	%r853, %r852, %r850;
	add.s32 	%r854, %r851, %r849;
	add.s32 	%r855, %r854, -198630844;
	add.s32 	%r856, %r853, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 6;
	shr.b32 	%rhs, %r856, 26;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 6;
	shr.b32 	%rhs, %r855, 26;
	add.u32 	%r858, %lhs, %rhs;
	}
	add.s32 	%r859, %r858, %r843;
	add.s32 	%r860, %r857, %r844;
	not.b32 	%r861, %r833;
	not.b32 	%r862, %r834;
	or.b32  	%r863, %r860, %r862;
	or.b32  	%r864, %r859, %r861;
	xor.b32  	%r865, %r843, %r864;
	xor.b32  	%r866, %r844, %r863;
	add.s32 	%r867, %r78, %r866;
	add.s32 	%r868, %r77, %r865;
	add.s32 	%r869, %r868, 1126891415;
	add.s32 	%r870, %r867, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r869, 10;
	shr.b32 	%rhs, %r869, 22;
	add.u32 	%r871, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 10;
	shr.b32 	%rhs, %r870, 22;
	add.u32 	%r872, %lhs, %rhs;
	}
	add.s32 	%r873, %r872, %r860;
	add.s32 	%r874, %r871, %r859;
	not.b32 	%r875, %r844;
	not.b32 	%r876, %r843;
	or.b32  	%r877, %r874, %r876;
	or.b32  	%r878, %r873, %r875;
	xor.b32  	%r879, %r860, %r878;
	xor.b32  	%r880, %r859, %r877;
	add.s32 	%r881, %r834, %r1082;
	add.s32 	%r882, %r833, %r1082;
	add.s32 	%r883, %r882, %r880;
	add.s32 	%r884, %r881, %r879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 15;
	shr.b32 	%rhs, %r884, 17;
	add.u32 	%r885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r883, 15;
	shr.b32 	%rhs, %r883, 17;
	add.u32 	%r886, %lhs, %rhs;
	}
	add.s32 	%r887, %r886, %r874;
	add.s32 	%r888, %r885, %r873;
	not.b32 	%r889, %r859;
	not.b32 	%r890, %r860;
	or.b32  	%r891, %r888, %r890;
	or.b32  	%r892, %r887, %r889;
	xor.b32  	%r893, %r874, %r892;
	xor.b32  	%r894, %r873, %r891;
	add.s32 	%r895, %r844, %r894;
	add.s32 	%r896, %r843, %r893;
	add.s32 	%r897, %r896, -57434055;
	add.s32 	%r898, %r895, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 21;
	shr.b32 	%rhs, %r898, 11;
	add.u32 	%r899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 21;
	shr.b32 	%rhs, %r897, 11;
	add.u32 	%r900, %lhs, %rhs;
	}
	add.s32 	%r901, %r900, %r887;
	add.s32 	%r902, %r899, %r888;
	not.b32 	%r903, %r874;
	not.b32 	%r904, %r873;
	or.b32  	%r905, %r902, %r904;
	or.b32  	%r906, %r901, %r903;
	xor.b32  	%r907, %r887, %r906;
	xor.b32  	%r908, %r888, %r905;
	add.s32 	%r909, %r860, %r908;
	add.s32 	%r910, %r859, %r907;
	add.s32 	%r911, %r910, 1700485571;
	add.s32 	%r912, %r909, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r911, 6;
	shr.b32 	%rhs, %r911, 26;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 6;
	shr.b32 	%rhs, %r912, 26;
	add.u32 	%r914, %lhs, %rhs;
	}
	add.s32 	%r915, %r914, %r902;
	add.s32 	%r916, %r913, %r901;
	not.b32 	%r917, %r888;
	not.b32 	%r918, %r887;
	or.b32  	%r919, %r916, %r918;
	or.b32  	%r920, %r915, %r917;
	xor.b32  	%r921, %r902, %r920;
	xor.b32  	%r922, %r901, %r919;
	add.s32 	%r923, %r873, %r1083;
	add.s32 	%r924, %r874, %r1083;
	add.s32 	%r925, %r924, %r922;
	add.s32 	%r926, %r923, %r921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 10;
	shr.b32 	%rhs, %r926, 22;
	add.u32 	%r927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 10;
	shr.b32 	%rhs, %r925, 22;
	add.u32 	%r928, %lhs, %rhs;
	}
	add.s32 	%r929, %r928, %r916;
	add.s32 	%r930, %r927, %r915;
	not.b32 	%r931, %r901;
	not.b32 	%r932, %r902;
	or.b32  	%r933, %r930, %r932;
	or.b32  	%r934, %r929, %r931;
	xor.b32  	%r935, %r916, %r934;
	xor.b32  	%r936, %r915, %r933;
	add.s32 	%r937, %r888, %r936;
	add.s32 	%r938, %r887, %r935;
	add.s32 	%r939, %r938, -1051523;
	add.s32 	%r940, %r937, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 15;
	shr.b32 	%rhs, %r939, 17;
	add.u32 	%r941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 15;
	shr.b32 	%rhs, %r940, 17;
	add.u32 	%r942, %lhs, %rhs;
	}
	add.s32 	%r943, %r942, %r930;
	add.s32 	%r944, %r941, %r929;
	not.b32 	%r945, %r915;
	not.b32 	%r946, %r916;
	or.b32  	%r947, %r944, %r946;
	or.b32  	%r948, %r943, %r945;
	xor.b32  	%r949, %r930, %r948;
	xor.b32  	%r950, %r929, %r947;
	add.s32 	%r951, %r902, %r1084;
	add.s32 	%r952, %r901, %r1084;
	add.s32 	%r953, %r952, %r950;
	add.s32 	%r954, %r951, %r949;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 21;
	shr.b32 	%rhs, %r954, 11;
	add.u32 	%r955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r953, 21;
	shr.b32 	%rhs, %r953, 11;
	add.u32 	%r956, %lhs, %rhs;
	}
	add.s32 	%r957, %r956, %r944;
	add.s32 	%r958, %r955, %r943;
	not.b32 	%r959, %r929;
	not.b32 	%r960, %r930;
	or.b32  	%r961, %r958, %r960;
	or.b32  	%r962, %r957, %r959;
	xor.b32  	%r963, %r944, %r962;
	xor.b32  	%r964, %r943, %r961;
	add.s32 	%r965, %r915, %r964;
	add.s32 	%r966, %r916, %r963;
	add.s32 	%r967, %r966, 1873313359;
	add.s32 	%r968, %r965, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 6;
	shr.b32 	%rhs, %r968, 26;
	add.u32 	%r969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 6;
	shr.b32 	%rhs, %r967, 26;
	add.u32 	%r970, %lhs, %rhs;
	}
	add.s32 	%r971, %r970, %r957;
	add.s32 	%r972, %r969, %r958;
	not.b32 	%r973, %r944;
	not.b32 	%r974, %r943;
	or.b32  	%r975, %r972, %r974;
	or.b32  	%r976, %r971, %r973;
	xor.b32  	%r977, %r957, %r976;
	xor.b32  	%r978, %r958, %r975;
	add.s32 	%r979, %r930, %r978;
	add.s32 	%r980, %r929, %r977;
	add.s32 	%r981, %r980, -30611744;
	add.s32 	%r982, %r979, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 10;
	shr.b32 	%rhs, %r982, 22;
	add.u32 	%r983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 10;
	shr.b32 	%rhs, %r981, 22;
	add.u32 	%r984, %lhs, %rhs;
	}
	add.s32 	%r985, %r984, %r971;
	add.s32 	%r986, %r983, %r972;
	not.b32 	%r987, %r957;
	not.b32 	%r988, %r958;
	or.b32  	%r989, %r986, %r988;
	or.b32  	%r990, %r985, %r987;
	xor.b32  	%r991, %r971, %r990;
	xor.b32  	%r992, %r972, %r989;
	add.s32 	%r993, %r943, %r992;
	add.s32 	%r994, %r944, %r991;
	add.s32 	%r995, %r994, -1560198380;
	add.s32 	%r996, %r993, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 15;
	shr.b32 	%rhs, %r996, 17;
	add.u32 	%r997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 15;
	shr.b32 	%rhs, %r995, 17;
	add.u32 	%r998, %lhs, %rhs;
	}
	add.s32 	%r999, %r998, %r985;
	add.s32 	%r1000, %r997, %r986;
	not.b32 	%r1001, %r971;
	not.b32 	%r1002, %r972;
	or.b32  	%r1003, %r1000, %r1002;
	or.b32  	%r1004, %r999, %r1001;
	xor.b32  	%r1005, %r985, %r1004;
	xor.b32  	%r1006, %r986, %r1003;
	add.s32 	%r1007, %r958, %r1006;
	add.s32 	%r1008, %r957, %r1005;
	add.s32 	%r1009, %r1008, 1309151649;
	add.s32 	%r1010, %r1007, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 21;
	shr.b32 	%rhs, %r1010, 11;
	add.u32 	%r1011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 21;
	shr.b32 	%rhs, %r1009, 11;
	add.u32 	%r1012, %lhs, %rhs;
	}
	add.s32 	%r1013, %r1012, %r999;
	add.s32 	%r1014, %r1011, %r1000;
	not.b32 	%r1015, %r985;
	not.b32 	%r1016, %r986;
	or.b32  	%r1017, %r1014, %r1016;
	or.b32  	%r1018, %r1013, %r1015;
	xor.b32  	%r1019, %r999, %r1018;
	xor.b32  	%r1020, %r1000, %r1017;
	add.s32 	%r1021, %r972, %r1020;
	add.s32 	%r1022, %r971, %r1019;
	add.s32 	%r1023, %r1022, -145523070;
	add.s32 	%r1024, %r1021, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 6;
	shr.b32 	%rhs, %r1024, 26;
	add.u32 	%r1025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 6;
	shr.b32 	%rhs, %r1023, 26;
	add.u32 	%r1026, %lhs, %rhs;
	}
	add.s32 	%r79, %r1026, %r1013;
	add.s32 	%r80, %r1025, %r1014;
	not.b32 	%r1027, %r999;
	not.b32 	%r1028, %r1000;
	or.b32  	%r1029, %r80, %r1028;
	or.b32  	%r1030, %r79, %r1027;
	xor.b32  	%r1031, %r1013, %r1030;
	xor.b32  	%r1032, %r1014, %r1029;
	add.s32 	%r1033, %r986, %r1032;
	add.s32 	%r1034, %r985, %r1031;
	add.s32 	%r1035, %r1034, -1120210379;
	add.s32 	%r1036, %r1033, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 10;
	shr.b32 	%rhs, %r1035, 22;
	add.u32 	%r1037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 10;
	shr.b32 	%rhs, %r1036, 22;
	add.u32 	%r1038, %lhs, %rhs;
	}
	add.s32 	%r82, %r1038, %r80;
	add.s32 	%r81, %r1037, %r79;
	not.b32 	%r1039, %r1014;
	not.b32 	%r1040, %r1013;
	or.b32  	%r1041, %r81, %r1040;
	or.b32  	%r1042, %r82, %r1039;
	xor.b32  	%r1043, %r80, %r1042;
	xor.b32  	%r1044, %r79, %r1041;
	add.s32 	%r1045, %r1000, %r1085;
	add.s32 	%r1046, %r999, %r1085;
	add.s32 	%r1047, %r1046, %r1044;
	add.s32 	%r1048, %r1045, %r1043;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1048, 15;
	shr.b32 	%rhs, %r1048, 17;
	add.u32 	%r1049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 15;
	shr.b32 	%rhs, %r1047, 17;
	add.u32 	%r1050, %lhs, %rhs;
	}
	add.s32 	%r83, %r1050, %r81;
	add.s32 	%r84, %r1049, %r82;
	not.b32 	%r1051, %r79;
	not.b32 	%r1052, %r80;
	or.b32  	%r1053, %r84, %r1052;
	or.b32  	%r1054, %r83, %r1051;
	xor.b32  	%r1055, %r81, %r1054;
	xor.b32  	%r1056, %r82, %r1053;
	add.s32 	%r1057, %r1014, %r1056;
	add.s32 	%r1058, %r1013, %r1055;
	add.s32 	%r1059, %r1058, -343485551;
	add.s32 	%r1060, %r1057, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 21;
	shr.b32 	%rhs, %r1059, 11;
	add.u32 	%r1061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 21;
	shr.b32 	%rhs, %r1060, 11;
	add.u32 	%r1062, %lhs, %rhs;
	}
	add.s32 	%r86, %r1062, %r84;
	add.s32 	%r85, %r1061, %r83;
	setp.ne.s32	%p8, %r79, %r4;
	setp.ne.s32	%p9, %r81, %r5;
	or.pred  	%p10, %p8, %p9;
	setp.ne.s32	%p11, %r83, %r3;
	or.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r85, %r2;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB6_11;

	mul.wide.u32 	%rd15, %r94, 4;
	add.s64 	%rd16, %rd7, %rd15;
	atom.global.add.u32 	%r1063, [%rd16], 1;
	setp.ne.s32	%p15, %r1063, 0;
	@%p15 bra 	BB6_11;

	atom.global.add.u32 	%r87, [%rd8], 1;
	setp.lt.u32	%p16, %r87, %r93;
	@%p16 bra 	BB6_10;
	bra.uni 	BB6_9;

BB6_10:
	mul.wide.u32 	%rd17, %r87, 24;
	mov.u32 	%r1065, 0;
	add.s64 	%rd18, %rd5, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r1065, %r94};
	st.global.v2.u32 	[%rd18+8], {%r1086, %r91};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB6_11;

BB6_9:
	atom.global.add.u32 	%r1064, [%rd8], -1;

BB6_11:
	setp.eq.s32	%p17, %r80, %r4;
	setp.eq.s32	%p18, %r82, %r5;
	and.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r84, %r3;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r86, %r2;
	and.pred  	%p23, %p21, %p22;
	add.s32 	%r88, %r1086, 1;
	setp.lt.u32	%p24, %r88, %r92;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB6_16;
	bra.uni 	BB6_12;

BB6_12:
	mul.wide.u32 	%rd19, %r94, 4;
	add.s64 	%rd20, %rd7, %rd19;
	atom.global.add.u32 	%r1066, [%rd20], 1;
	setp.ne.s32	%p26, %r1066, 0;
	@%p26 bra 	BB6_16;

	atom.global.add.u32 	%r89, [%rd8], 1;
	setp.lt.u32	%p27, %r89, %r93;
	@%p27 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_15:
	mul.wide.u32 	%rd21, %r89, 24;
	mov.u32 	%r1068, 0;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r1068, %r94};
	add.s32 	%r1069, %r1086, 1;
	st.global.v2.u32 	[%rd22+8], {%r1069, %r91};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB6_16;

BB6_14:
	atom.global.add.u32 	%r1067, [%rd8], -1;

BB6_16:
	add.s32 	%r1086, %r1086, 2;
	setp.lt.u32	%p28, %r1086, %r92;
	@%p28 bra 	BB6_3;

BB6_17:
	ret;
}

	// .globl	m00000_s08
.entry m00000_s08(
	.param .u64 .ptr .global .align 4 m00000_s08_param_0,
	.param .u64 .ptr .global .align 4 m00000_s08_param_1,
	.param .u64 .ptr .global .align 4 m00000_s08_param_2,
	.param .u64 .ptr .const .align 8 m00000_s08_param_3,
	.param .u64 .ptr .global .align 1 m00000_s08_param_4,
	.param .u64 .ptr .global .align 1 m00000_s08_param_5,
	.param .u64 .ptr .global .align 4 m00000_s08_param_6,
	.param .u64 .ptr .global .align 4 m00000_s08_param_7,
	.param .u64 .ptr .global .align 4 m00000_s08_param_8,
	.param .u64 .ptr .global .align 4 m00000_s08_param_9,
	.param .u64 .ptr .global .align 4 m00000_s08_param_10,
	.param .u64 .ptr .global .align 4 m00000_s08_param_11,
	.param .u64 .ptr .global .align 4 m00000_s08_param_12,
	.param .u64 .ptr .global .align 4 m00000_s08_param_13,
	.param .u64 .ptr .global .align 8 m00000_s08_param_14,
	.param .u64 .ptr .global .align 4 m00000_s08_param_15,
	.param .u64 .ptr .global .align 4 m00000_s08_param_16,
	.param .u64 .ptr .global .align 4 m00000_s08_param_17,
	.param .u64 .ptr .global .align 1 m00000_s08_param_18,
	.param .u64 .ptr .global .align 4 m00000_s08_param_19,
	.param .u64 .ptr .global .align 16 m00000_s08_param_20,
	.param .u64 .ptr .global .align 16 m00000_s08_param_21,
	.param .u64 .ptr .global .align 16 m00000_s08_param_22,
	.param .u64 .ptr .global .align 16 m00000_s08_param_23,
	.param .u32 m00000_s08_param_24,
	.param .u32 m00000_s08_param_25,
	.param .u32 m00000_s08_param_26,
	.param .u32 m00000_s08_param_27,
	.param .u32 m00000_s08_param_28,
	.param .u32 m00000_s08_param_29,
	.param .u32 m00000_s08_param_30,
	.param .u32 m00000_s08_param_31,
	.param .u32 m00000_s08_param_32,
	.param .u32 m00000_s08_param_33,
	.param .u64 m00000_s08_param_34
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<1143>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd3, [m00000_s08_param_0];
	ld.param.u64 	%rd5, [m00000_s08_param_14];
	ld.param.u64 	%rd6, [m00000_s08_param_15];
	ld.param.u64 	%rd7, [m00000_s08_param_16];
	ld.param.u64 	%rd8, [m00000_s08_param_19];
	ld.param.u32 	%r127, [m00000_s08_param_27];
	ld.param.u32 	%r128, [m00000_s08_param_30];
	ld.param.u32 	%r129, [m00000_s08_param_31];
	ld.param.u32 	%r130, [m00000_s08_param_32];
	ld.param.u64 	%rd9, [m00000_s08_param_34];
	mov.b32	%r131, %envreg3;
	mov.u32 	%r132, %ctaid.x;
	mov.u32 	%r133, %ntid.x;
	mad.lo.s32 	%r134, %r132, %r133, %r131;
	mov.u32 	%r135, %tid.x;
	add.s32 	%r1, %r134, %r135;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd9;
	@%p1 bra 	BB7_17;

	mul.wide.s32 	%rd10, %r1, 260;
	add.s64 	%rd2, %rd3, %rd10;
	mul.wide.u32 	%rd11, %r130, 16;
	add.s64 	%rd12, %rd6, %rd11;
	ld.global.u32 	%r2, [%rd12+4];
	ld.global.u32 	%r3, [%rd12+8];
	sub.s32 	%r136, %r2, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r136, 11;
	shr.b32 	%rhs, %r136, 21;
	add.u32 	%r137, %lhs, %rhs;
	}
	ld.global.u32 	%r4, [%rd12];
	not.b32 	%r138, %r4;
	or.b32  	%r139, %r3, %r138;
	ld.global.u32 	%r5, [%rd12+12];
	xor.b32  	%r140, %r139, %r5;
	sub.s32 	%r141, %r137, %r140;
	add.s32 	%r142, %r141, 343485551;
	sub.s32 	%r143, %r3, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r143, 17;
	shr.b32 	%rhs, %r143, 15;
	add.u32 	%r144, %lhs, %rhs;
	}
	mov.u32 	%r145, -343485552;
	sub.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r5;
	xor.b32  	%r148, %r147, %r4;
	sub.s32 	%r149, %r144, %r148;
	ld.global.u32 	%r6, [%rd2+8];
	sub.s32 	%r150, %r149, %r6;
	add.s32 	%r151, %r150, -718787259;
	sub.s32 	%r152, %r5, %r4;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r152, 22;
	shr.b32 	%rhs, %r152, 10;
	add.u32 	%r153, %lhs, %rhs;
	}
	mov.u32 	%r154, 718787258;
	sub.s32 	%r155, %r154, %r150;
	or.b32  	%r156, %r155, %r4;
	xor.b32  	%r157, %r156, %r142;
	sub.s32 	%r158, %r153, %r157;
	add.s32 	%r159, %r158, 1120210379;
	sub.s32 	%r160, %r4, %r142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r160, 26;
	shr.b32 	%rhs, %r160, 6;
	add.u32 	%r161, %lhs, %rhs;
	}
	mov.u32 	%r162, -1120210380;
	sub.s32 	%r163, %r162, %r158;
	or.b32  	%r164, %r163, %r142;
	xor.b32  	%r165, %r164, %r151;
	sub.s32 	%r166, %r161, %r165;
	ld.global.u32 	%r7, [%rd2+16];
	sub.s32 	%r167, %r166, %r7;
	add.s32 	%r168, %r167, 145523070;
	sub.s32 	%r169, %r142, %r151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r169, 11;
	shr.b32 	%rhs, %r169, 21;
	add.u32 	%r170, %lhs, %rhs;
	}
	mov.u32 	%r171, -145523071;
	sub.s32 	%r172, %r171, %r167;
	or.b32  	%r173, %r172, %r151;
	xor.b32  	%r174, %r173, %r159;
	sub.s32 	%r175, %r170, %r174;
	add.s32 	%r176, %r175, -1309151649;
	sub.s32 	%r177, %r151, %r159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 17;
	shr.b32 	%rhs, %r177, 15;
	add.u32 	%r178, %lhs, %rhs;
	}
	mov.u32 	%r179, 1309151648;
	sub.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r159;
	xor.b32  	%r182, %r181, %r168;
	sub.s32 	%r183, %r178, %r182;
	ld.global.u32 	%r8, [%rd2+24];
	sub.s32 	%r184, %r183, %r8;
	add.s32 	%r185, %r184, 1560198380;
	sub.s32 	%r186, %r159, %r168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r186, 22;
	shr.b32 	%rhs, %r186, 10;
	add.u32 	%r187, %lhs, %rhs;
	}
	mov.u32 	%r188, -1560198381;
	sub.s32 	%r189, %r188, %r184;
	or.b32  	%r190, %r189, %r168;
	xor.b32  	%r191, %r190, %r176;
	sub.s32 	%r192, %r187, %r191;
	add.s32 	%r193, %r192, 30611744;
	sub.s32 	%r194, %r168, %r176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 26;
	shr.b32 	%rhs, %r194, 6;
	add.u32 	%r195, %lhs, %rhs;
	}
	mov.u32 	%r196, -30611745;
	sub.s32 	%r197, %r196, %r192;
	or.b32  	%r198, %r197, %r176;
	xor.b32  	%r199, %r198, %r185;
	sub.s32 	%r200, %r195, %r199;
	add.s32 	%r201, %r200, -1873313359;
	sub.s32 	%r202, %r176, %r185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r202, 11;
	shr.b32 	%rhs, %r202, 21;
	add.u32 	%r203, %lhs, %rhs;
	}
	mov.u32 	%r204, 1873313358;
	sub.s32 	%r205, %r204, %r200;
	or.b32  	%r206, %r205, %r185;
	xor.b32  	%r207, %r206, %r193;
	sub.s32 	%r208, %r203, %r207;
	ld.global.u32 	%r9, [%rd2+4];
	sub.s32 	%r209, %r208, %r9;
	add.s32 	%r210, %r209, 2054922799;
	sub.s32 	%r211, %r185, %r193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 17;
	shr.b32 	%rhs, %r211, 15;
	add.u32 	%r212, %lhs, %rhs;
	}
	mov.u32 	%r213, -2054922800;
	sub.s32 	%r214, %r213, %r209;
	or.b32  	%r215, %r214, %r193;
	xor.b32  	%r216, %r215, %r201;
	sub.s32 	%r217, %r212, %r216;
	add.s32 	%r218, %r217, 1051523;
	sub.s32 	%r219, %r193, %r201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r219, 22;
	shr.b32 	%rhs, %r219, 10;
	add.u32 	%r220, %lhs, %rhs;
	}
	mov.u32 	%r221, -1051524;
	sub.s32 	%r222, %r221, %r217;
	or.b32  	%r223, %r222, %r201;
	xor.b32  	%r224, %r223, %r210;
	sub.s32 	%r225, %r220, %r224;
	ld.global.u32 	%r10, [%rd2+12];
	sub.s32 	%r226, %r225, %r10;
	add.s32 	%r227, %r226, 1894986606;
	sub.s32 	%r228, %r201, %r210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r228, 26;
	shr.b32 	%rhs, %r228, 6;
	add.u32 	%r229, %lhs, %rhs;
	}
	mov.u32 	%r230, -1894986607;
	sub.s32 	%r231, %r230, %r226;
	or.b32  	%r232, %r231, %r210;
	xor.b32  	%r233, %r232, %r218;
	sub.s32 	%r234, %r229, %r233;
	add.s32 	%r235, %r234, -1700485571;
	sub.s32 	%r236, %r210, %r218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r236, 11;
	shr.b32 	%rhs, %r236, 21;
	add.u32 	%r237, %lhs, %rhs;
	}
	mov.u32 	%r238, 1700485570;
	sub.s32 	%r239, %r238, %r234;
	or.b32  	%r240, %r239, %r218;
	xor.b32  	%r241, %r240, %r227;
	sub.s32 	%r242, %r237, %r241;
	ld.global.u32 	%r11, [%rd2+20];
	sub.s32 	%r243, %r242, %r11;
	add.s32 	%r12, %r243, 57434055;
	sub.s32 	%r244, %r218, %r227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 17;
	shr.b32 	%rhs, %r244, 15;
	add.u32 	%r245, %lhs, %rhs;
	}
	mov.u32 	%r246, -57434056;
	sub.s32 	%r247, %r246, %r243;
	or.b32  	%r248, %r247, %r227;
	xor.b32  	%r249, %r248, %r235;
	sub.s32 	%r250, %r245, %r249;
	ld.global.u32 	%r13, [%rd2+56];
	sub.s32 	%r251, %r250, %r13;
	add.s32 	%r14, %r251, 1416354905;
	sub.s32 	%r252, %r227, %r235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r252, 22;
	shr.b32 	%rhs, %r252, 10;
	add.u32 	%r253, %lhs, %rhs;
	}
	mov.u32 	%r254, -1416354906;
	sub.s32 	%r255, %r254, %r251;
	or.b32  	%r256, %r255, %r235;
	xor.b32  	%r257, %r256, %r12;
	sub.s32 	%r258, %r253, %r257;
	ld.global.u32 	%r15, [%rd2+28];
	sub.s32 	%r259, %r258, %r15;
	add.s32 	%r16, %r259, -1126891415;
	sub.s32 	%r260, %r235, %r12;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r260, 26;
	shr.b32 	%rhs, %r260, 6;
	add.u32 	%r261, %lhs, %rhs;
	}
	mov.u32 	%r262, 1126891414;
	sub.s32 	%r263, %r262, %r259;
	or.b32  	%r264, %r263, %r12;
	xor.b32  	%r265, %r264, %r14;
	add.s32 	%r266, %r261, 198630844;
	sub.s32 	%r17, %r266, %r265;
	setp.eq.s32	%p2, %r128, 0;
	@%p2 bra 	BB7_17;

	sub.s32 	%r268, %r14, %r16;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 16;
	shr.b32 	%rhs, %r268, 16;
	add.u32 	%r269, %lhs, %rhs;
	}
	ld.global.u32 	%r19, [%rd2];
	mov.u32 	%r270, 995338651;
	sub.s32 	%r271, %r270, %r6;
	sub.s32 	%r272, %r12, %r14;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r272, 9;
	shr.b32 	%rhs, %r272, 23;
	add.u32 	%r273, %lhs, %rhs;
	}
	add.s32 	%r24, %r271, %r273;
	xor.b32  	%r26, %r16, %r14;
	add.s32 	%r28, %r269, -530742520;
	mov.u32 	%r1142, 0;

BB7_3:
	add.s32 	%r1131, %r10, -722521979;
	add.s32 	%r1130, %r15, -155497632;
	add.s32 	%r1129, %r7, 1272893353;
	add.s32 	%r1128, %r9, -1530992060;
	add.s32 	%r1127, %r13, -35309556;
	add.s32 	%r1126, %r11, -378558;
	add.s32 	%r1125, %r15, 1735328473;
	add.s32 	%r1124, %r6, -51403784;
	add.s32 	%r1123, %r10, -187363961;
	add.s32 	%r1122, %r13, -1019803690;
	add.s32 	%r1121, %r7, -405537848;
	add.s32 	%r1120, %r11, -701558691;
	add.s32 	%r1119, %r8, -1069501632;
	add.s32 	%r1118, %r9, -165796510;
	add.s32 	%r1117, %r13, -1502002290;
	add.s32 	%r1116, %r15, -45705983;
	add.s32 	%r1115, %r8, -1473231341;
	add.s32 	%r1114, %r11, 1200080426;
	add.s32 	%r1113, %r7, -176418897;
	add.s32 	%r1112, %r10, -1316259209;
	add.s32 	%r1111, %r6, -1126478375;
	add.s32 	%r1110, %r9, -117830708;
	ld.param.u64 	%rd23, [m00000_s08_param_3];
	shr.u32 	%r274, %r1142, 1;
	mul.wide.u32 	%rd13, %r274, 8;
	add.s64 	%rd14, %rd23, %rd13;
	ld.const.v2.u32 	{%r275, %r276}, [%rd14];
	or.b32  	%r96, %r19, %r276;
	or.b32  	%r95, %r19, %r275;
	sub.s32 	%r279, %r17, %r95;
	sub.s32 	%r280, %r17, %r96;
	xor.b32  	%r281, %r280, %r26;
	xor.b32  	%r282, %r279, %r26;
	sub.s32 	%r283, %r24, %r282;
	sub.s32 	%r284, %r24, %r281;
	xor.b32  	%r285, %r280, %r284;
	xor.b32  	%r286, %r279, %r283;
	xor.b32  	%r287, %r286, %r16;
	xor.b32  	%r288, %r285, %r16;
	sub.s32 	%r98, %r28, %r288;
	sub.s32 	%r97, %r28, %r287;
	add.s32 	%r289, %r95, -680876937;
	add.s32 	%r290, %r96, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 7;
	shr.b32 	%rhs, %r289, 25;
	add.u32 	%r291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r290, 7;
	shr.b32 	%rhs, %r290, 25;
	add.u32 	%r292, %lhs, %rhs;
	}
	add.s32 	%r293, %r292, -271733879;
	add.s32 	%r294, %r291, -271733879;
	and.b32  	%r295, %r294, 2004318071;
	and.b32  	%r296, %r293, 2004318071;
	xor.b32  	%r297, %r296, -1732584194;
	xor.b32  	%r298, %r295, -1732584194;
	add.s32 	%r299, %r1110, %r298;
	add.s32 	%r300, %r1110, %r297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 12;
	shr.b32 	%rhs, %r299, 20;
	add.u32 	%r301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 12;
	shr.b32 	%rhs, %r300, 20;
	add.u32 	%r302, %lhs, %rhs;
	}
	add.s32 	%r303, %r302, %r293;
	add.s32 	%r304, %r301, %r294;
	xor.b32  	%r305, %r293, -271733879;
	xor.b32  	%r306, %r294, -271733879;
	and.b32  	%r307, %r304, %r306;
	and.b32  	%r308, %r303, %r305;
	xor.b32  	%r309, %r308, -271733879;
	xor.b32  	%r310, %r307, -271733879;
	add.s32 	%r311, %r1111, %r310;
	add.s32 	%r312, %r1111, %r309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 17;
	shr.b32 	%rhs, %r311, 15;
	add.u32 	%r313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 17;
	shr.b32 	%rhs, %r312, 15;
	add.u32 	%r314, %lhs, %rhs;
	}
	add.s32 	%r315, %r314, %r303;
	add.s32 	%r316, %r313, %r304;
	xor.b32  	%r317, %r303, %r293;
	xor.b32  	%r318, %r304, %r294;
	and.b32  	%r319, %r316, %r318;
	and.b32  	%r320, %r315, %r317;
	xor.b32  	%r321, %r293, %r320;
	xor.b32  	%r322, %r294, %r319;
	add.s32 	%r323, %r1112, %r322;
	add.s32 	%r324, %r1112, %r321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r323, 22;
	shr.b32 	%rhs, %r323, 10;
	add.u32 	%r325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r324, 22;
	shr.b32 	%rhs, %r324, 10;
	add.u32 	%r326, %lhs, %rhs;
	}
	add.s32 	%r327, %r326, %r315;
	add.s32 	%r328, %r325, %r316;
	xor.b32  	%r329, %r315, %r303;
	xor.b32  	%r330, %r316, %r304;
	and.b32  	%r331, %r328, %r330;
	and.b32  	%r332, %r327, %r329;
	xor.b32  	%r333, %r303, %r332;
	xor.b32  	%r334, %r304, %r331;
	add.s32 	%r335, %r293, %r1113;
	add.s32 	%r336, %r294, %r1113;
	add.s32 	%r337, %r336, %r334;
	add.s32 	%r338, %r335, %r333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 7;
	shr.b32 	%rhs, %r337, 25;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 7;
	shr.b32 	%rhs, %r338, 25;
	add.u32 	%r340, %lhs, %rhs;
	}
	add.s32 	%r341, %r340, %r327;
	add.s32 	%r342, %r339, %r328;
	xor.b32  	%r343, %r327, %r315;
	xor.b32  	%r344, %r328, %r316;
	and.b32  	%r345, %r342, %r344;
	and.b32  	%r346, %r341, %r343;
	xor.b32  	%r347, %r315, %r346;
	xor.b32  	%r348, %r316, %r345;
	add.s32 	%r349, %r303, %r1114;
	add.s32 	%r350, %r304, %r1114;
	add.s32 	%r351, %r350, %r348;
	add.s32 	%r352, %r349, %r347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 12;
	shr.b32 	%rhs, %r351, 20;
	add.u32 	%r353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r352, 12;
	shr.b32 	%rhs, %r352, 20;
	add.u32 	%r354, %lhs, %rhs;
	}
	add.s32 	%r355, %r354, %r341;
	add.s32 	%r356, %r353, %r342;
	xor.b32  	%r357, %r341, %r327;
	xor.b32  	%r358, %r342, %r328;
	and.b32  	%r359, %r356, %r358;
	and.b32  	%r360, %r355, %r357;
	xor.b32  	%r361, %r327, %r360;
	xor.b32  	%r362, %r328, %r359;
	add.s32 	%r363, %r315, %r1115;
	add.s32 	%r364, %r316, %r1115;
	add.s32 	%r365, %r364, %r362;
	add.s32 	%r366, %r363, %r361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r365, 17;
	shr.b32 	%rhs, %r365, 15;
	add.u32 	%r367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 17;
	shr.b32 	%rhs, %r366, 15;
	add.u32 	%r368, %lhs, %rhs;
	}
	add.s32 	%r369, %r368, %r355;
	add.s32 	%r370, %r367, %r356;
	xor.b32  	%r371, %r355, %r341;
	xor.b32  	%r372, %r356, %r342;
	and.b32  	%r373, %r370, %r372;
	and.b32  	%r374, %r369, %r371;
	xor.b32  	%r375, %r341, %r374;
	xor.b32  	%r376, %r342, %r373;
	add.s32 	%r377, %r327, %r1116;
	add.s32 	%r378, %r328, %r1116;
	add.s32 	%r379, %r378, %r376;
	add.s32 	%r380, %r377, %r375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 22;
	shr.b32 	%rhs, %r380, 10;
	add.u32 	%r381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 22;
	shr.b32 	%rhs, %r379, 10;
	add.u32 	%r382, %lhs, %rhs;
	}
	add.s32 	%r383, %r382, %r370;
	add.s32 	%r384, %r381, %r369;
	xor.b32  	%r385, %r370, %r356;
	xor.b32  	%r386, %r369, %r355;
	and.b32  	%r387, %r384, %r386;
	and.b32  	%r388, %r383, %r385;
	xor.b32  	%r389, %r356, %r388;
	xor.b32  	%r390, %r355, %r387;
	add.s32 	%r391, %r341, %r390;
	add.s32 	%r392, %r342, %r389;
	add.s32 	%r393, %r392, 1770035416;
	add.s32 	%r394, %r391, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 7;
	shr.b32 	%rhs, %r394, 25;
	add.u32 	%r395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 7;
	shr.b32 	%rhs, %r393, 25;
	add.u32 	%r396, %lhs, %rhs;
	}
	add.s32 	%r397, %r396, %r383;
	add.s32 	%r398, %r395, %r384;
	xor.b32  	%r399, %r383, %r370;
	xor.b32  	%r400, %r384, %r369;
	and.b32  	%r401, %r398, %r400;
	and.b32  	%r402, %r397, %r399;
	xor.b32  	%r403, %r370, %r402;
	xor.b32  	%r404, %r369, %r401;
	add.s32 	%r405, %r355, %r404;
	add.s32 	%r406, %r356, %r403;
	add.s32 	%r407, %r406, -1958414417;
	add.s32 	%r408, %r405, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r408, 12;
	shr.b32 	%rhs, %r408, 20;
	add.u32 	%r409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 12;
	shr.b32 	%rhs, %r407, 20;
	add.u32 	%r410, %lhs, %rhs;
	}
	add.s32 	%r411, %r410, %r397;
	add.s32 	%r412, %r409, %r398;
	xor.b32  	%r413, %r397, %r383;
	xor.b32  	%r414, %r398, %r384;
	and.b32  	%r415, %r412, %r414;
	and.b32  	%r416, %r411, %r413;
	xor.b32  	%r417, %r383, %r416;
	xor.b32  	%r418, %r384, %r415;
	add.s32 	%r419, %r369, %r418;
	add.s32 	%r420, %r370, %r417;
	add.s32 	%r421, %r420, -42063;
	add.s32 	%r422, %r419, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 17;
	shr.b32 	%rhs, %r422, 15;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 17;
	shr.b32 	%rhs, %r421, 15;
	add.u32 	%r424, %lhs, %rhs;
	}
	add.s32 	%r425, %r424, %r411;
	add.s32 	%r426, %r423, %r412;
	xor.b32  	%r427, %r411, %r397;
	xor.b32  	%r428, %r412, %r398;
	and.b32  	%r429, %r426, %r428;
	and.b32  	%r430, %r425, %r427;
	xor.b32  	%r431, %r397, %r430;
	xor.b32  	%r432, %r398, %r429;
	add.s32 	%r433, %r384, %r432;
	add.s32 	%r434, %r383, %r431;
	add.s32 	%r435, %r434, -1990404162;
	add.s32 	%r436, %r433, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 22;
	shr.b32 	%rhs, %r436, 10;
	add.u32 	%r437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 22;
	shr.b32 	%rhs, %r435, 10;
	add.u32 	%r438, %lhs, %rhs;
	}
	add.s32 	%r439, %r438, %r425;
	add.s32 	%r440, %r437, %r426;
	xor.b32  	%r441, %r425, %r411;
	xor.b32  	%r442, %r426, %r412;
	and.b32  	%r443, %r440, %r442;
	and.b32  	%r444, %r439, %r441;
	xor.b32  	%r445, %r411, %r444;
	xor.b32  	%r446, %r412, %r443;
	add.s32 	%r447, %r398, %r446;
	add.s32 	%r448, %r397, %r445;
	add.s32 	%r449, %r448, 1804603682;
	add.s32 	%r450, %r447, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r450, 7;
	shr.b32 	%rhs, %r450, 25;
	add.u32 	%r451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r449, 7;
	shr.b32 	%rhs, %r449, 25;
	add.u32 	%r452, %lhs, %rhs;
	}
	add.s32 	%r453, %r452, %r439;
	add.s32 	%r454, %r451, %r440;
	xor.b32  	%r455, %r439, %r425;
	xor.b32  	%r456, %r440, %r426;
	and.b32  	%r457, %r454, %r456;
	and.b32  	%r458, %r453, %r455;
	xor.b32  	%r459, %r425, %r458;
	xor.b32  	%r460, %r426, %r457;
	add.s32 	%r461, %r412, %r460;
	add.s32 	%r462, %r411, %r459;
	add.s32 	%r463, %r462, -40341101;
	add.s32 	%r464, %r461, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 12;
	shr.b32 	%rhs, %r463, 20;
	add.u32 	%r465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 12;
	shr.b32 	%rhs, %r464, 20;
	add.u32 	%r466, %lhs, %rhs;
	}
	add.s32 	%r467, %r466, %r454;
	add.s32 	%r468, %r465, %r453;
	xor.b32  	%r469, %r454, %r440;
	xor.b32  	%r470, %r453, %r439;
	and.b32  	%r471, %r468, %r470;
	and.b32  	%r472, %r467, %r469;
	xor.b32  	%r473, %r440, %r472;
	xor.b32  	%r474, %r439, %r471;
	add.s32 	%r475, %r426, %r1117;
	add.s32 	%r476, %r425, %r1117;
	add.s32 	%r477, %r476, %r474;
	add.s32 	%r478, %r475, %r473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r478, 17;
	shr.b32 	%rhs, %r478, 15;
	add.u32 	%r479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 17;
	shr.b32 	%rhs, %r477, 15;
	add.u32 	%r480, %lhs, %rhs;
	}
	add.s32 	%r481, %r480, %r468;
	add.s32 	%r482, %r479, %r467;
	xor.b32  	%r483, %r468, %r453;
	xor.b32  	%r484, %r467, %r454;
	and.b32  	%r485, %r482, %r484;
	and.b32  	%r486, %r481, %r483;
	xor.b32  	%r487, %r453, %r486;
	xor.b32  	%r488, %r454, %r485;
	add.s32 	%r489, %r440, %r488;
	add.s32 	%r490, %r439, %r487;
	add.s32 	%r491, %r490, 1236535329;
	add.s32 	%r492, %r489, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 22;
	shr.b32 	%rhs, %r492, 10;
	add.u32 	%r493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 22;
	shr.b32 	%rhs, %r491, 10;
	add.u32 	%r494, %lhs, %rhs;
	}
	add.s32 	%r495, %r494, %r481;
	add.s32 	%r496, %r493, %r482;
	xor.b32  	%r497, %r496, %r482;
	xor.b32  	%r498, %r495, %r481;
	and.b32  	%r499, %r468, %r498;
	and.b32  	%r500, %r467, %r497;
	xor.b32  	%r501, %r482, %r500;
	xor.b32  	%r502, %r481, %r499;
	add.s32 	%r503, %r454, %r1118;
	add.s32 	%r504, %r453, %r1118;
	add.s32 	%r505, %r504, %r502;
	add.s32 	%r506, %r503, %r501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 5;
	shr.b32 	%rhs, %r506, 27;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 5;
	shr.b32 	%rhs, %r505, 27;
	add.u32 	%r508, %lhs, %rhs;
	}
	add.s32 	%r509, %r508, %r495;
	add.s32 	%r510, %r507, %r496;
	xor.b32  	%r511, %r510, %r496;
	xor.b32  	%r512, %r509, %r495;
	and.b32  	%r513, %r481, %r512;
	and.b32  	%r514, %r482, %r511;
	xor.b32  	%r515, %r496, %r514;
	xor.b32  	%r516, %r495, %r513;
	add.s32 	%r517, %r467, %r1119;
	add.s32 	%r518, %r468, %r1119;
	add.s32 	%r519, %r518, %r516;
	add.s32 	%r520, %r517, %r515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r519, 9;
	shr.b32 	%rhs, %r519, 23;
	add.u32 	%r521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 9;
	shr.b32 	%rhs, %r520, 23;
	add.u32 	%r522, %lhs, %rhs;
	}
	add.s32 	%r523, %r522, %r510;
	add.s32 	%r524, %r521, %r509;
	xor.b32  	%r525, %r524, %r509;
	xor.b32  	%r526, %r523, %r510;
	and.b32  	%r527, %r496, %r526;
	and.b32  	%r528, %r495, %r525;
	xor.b32  	%r529, %r509, %r528;
	xor.b32  	%r530, %r510, %r527;
	add.s32 	%r531, %r482, %r530;
	add.s32 	%r532, %r481, %r529;
	add.s32 	%r533, %r532, 643717713;
	add.s32 	%r534, %r531, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 14;
	shr.b32 	%rhs, %r533, 18;
	add.u32 	%r535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 14;
	shr.b32 	%rhs, %r534, 18;
	add.u32 	%r536, %lhs, %rhs;
	}
	add.s32 	%r537, %r536, %r523;
	add.s32 	%r538, %r535, %r524;
	add.s32 	%r539, %r495, %r95;
	add.s32 	%r540, %r496, %r96;
	xor.b32  	%r541, %r538, %r524;
	xor.b32  	%r542, %r537, %r523;
	and.b32  	%r543, %r510, %r542;
	and.b32  	%r544, %r509, %r541;
	xor.b32  	%r545, %r524, %r544;
	xor.b32  	%r546, %r523, %r543;
	add.s32 	%r547, %r540, %r546;
	add.s32 	%r548, %r539, %r545;
	add.s32 	%r549, %r548, -373897302;
	add.s32 	%r550, %r547, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 20;
	shr.b32 	%rhs, %r550, 12;
	add.u32 	%r551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 20;
	shr.b32 	%rhs, %r549, 12;
	add.u32 	%r552, %lhs, %rhs;
	}
	add.s32 	%r553, %r552, %r538;
	add.s32 	%r554, %r551, %r537;
	xor.b32  	%r555, %r554, %r537;
	xor.b32  	%r556, %r553, %r538;
	and.b32  	%r557, %r524, %r556;
	and.b32  	%r558, %r523, %r555;
	xor.b32  	%r559, %r537, %r558;
	xor.b32  	%r560, %r538, %r557;
	add.s32 	%r561, %r510, %r1120;
	add.s32 	%r562, %r509, %r1120;
	add.s32 	%r563, %r562, %r560;
	add.s32 	%r564, %r561, %r559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 5;
	shr.b32 	%rhs, %r563, 27;
	add.u32 	%r565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 5;
	shr.b32 	%rhs, %r564, 27;
	add.u32 	%r566, %lhs, %rhs;
	}
	add.s32 	%r567, %r566, %r554;
	add.s32 	%r568, %r565, %r553;
	xor.b32  	%r569, %r568, %r553;
	xor.b32  	%r570, %r567, %r554;
	and.b32  	%r571, %r537, %r570;
	and.b32  	%r572, %r538, %r569;
	xor.b32  	%r573, %r553, %r572;
	xor.b32  	%r574, %r554, %r571;
	add.s32 	%r575, %r523, %r574;
	add.s32 	%r576, %r524, %r573;
	add.s32 	%r577, %r576, 38016083;
	add.s32 	%r578, %r575, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 9;
	shr.b32 	%rhs, %r577, 23;
	add.u32 	%r579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 9;
	shr.b32 	%rhs, %r578, 23;
	add.u32 	%r580, %lhs, %rhs;
	}
	add.s32 	%r581, %r580, %r567;
	add.s32 	%r582, %r579, %r568;
	xor.b32  	%r583, %r582, %r568;
	xor.b32  	%r584, %r581, %r567;
	and.b32  	%r585, %r554, %r584;
	and.b32  	%r586, %r553, %r583;
	xor.b32  	%r587, %r568, %r586;
	xor.b32  	%r588, %r567, %r585;
	add.s32 	%r589, %r537, %r588;
	add.s32 	%r590, %r538, %r587;
	add.s32 	%r591, %r590, -660478335;
	add.s32 	%r592, %r589, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r592, 14;
	shr.b32 	%rhs, %r592, 18;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 14;
	shr.b32 	%rhs, %r591, 18;
	add.u32 	%r594, %lhs, %rhs;
	}
	add.s32 	%r595, %r594, %r582;
	add.s32 	%r596, %r593, %r581;
	xor.b32  	%r597, %r596, %r581;
	xor.b32  	%r598, %r595, %r582;
	and.b32  	%r599, %r568, %r598;
	and.b32  	%r600, %r567, %r597;
	xor.b32  	%r601, %r581, %r600;
	xor.b32  	%r602, %r582, %r599;
	add.s32 	%r603, %r554, %r1121;
	add.s32 	%r604, %r553, %r1121;
	add.s32 	%r605, %r604, %r602;
	add.s32 	%r606, %r603, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 20;
	shr.b32 	%rhs, %r605, 12;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 20;
	shr.b32 	%rhs, %r606, 12;
	add.u32 	%r608, %lhs, %rhs;
	}
	add.s32 	%r609, %r608, %r596;
	add.s32 	%r610, %r607, %r595;
	xor.b32  	%r611, %r610, %r595;
	xor.b32  	%r612, %r609, %r596;
	and.b32  	%r613, %r581, %r612;
	and.b32  	%r614, %r582, %r611;
	xor.b32  	%r615, %r595, %r614;
	xor.b32  	%r616, %r596, %r613;
	add.s32 	%r617, %r567, %r616;
	add.s32 	%r618, %r568, %r615;
	add.s32 	%r619, %r618, 568446438;
	add.s32 	%r620, %r617, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 5;
	shr.b32 	%rhs, %r620, 27;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 5;
	shr.b32 	%rhs, %r619, 27;
	add.u32 	%r622, %lhs, %rhs;
	}
	add.s32 	%r623, %r622, %r610;
	add.s32 	%r624, %r621, %r609;
	xor.b32  	%r625, %r624, %r609;
	xor.b32  	%r626, %r623, %r610;
	and.b32  	%r627, %r595, %r626;
	and.b32  	%r628, %r596, %r625;
	xor.b32  	%r629, %r609, %r628;
	xor.b32  	%r630, %r610, %r627;
	add.s32 	%r631, %r581, %r1122;
	add.s32 	%r632, %r582, %r1122;
	add.s32 	%r633, %r632, %r630;
	add.s32 	%r634, %r631, %r629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 9;
	shr.b32 	%rhs, %r634, 23;
	add.u32 	%r635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r633, 9;
	shr.b32 	%rhs, %r633, 23;
	add.u32 	%r636, %lhs, %rhs;
	}
	add.s32 	%r637, %r636, %r623;
	add.s32 	%r638, %r635, %r624;
	xor.b32  	%r639, %r638, %r624;
	xor.b32  	%r640, %r637, %r623;
	and.b32  	%r641, %r610, %r640;
	and.b32  	%r642, %r609, %r639;
	xor.b32  	%r643, %r624, %r642;
	xor.b32  	%r644, %r623, %r641;
	add.s32 	%r645, %r596, %r1123;
	add.s32 	%r646, %r595, %r1123;
	add.s32 	%r647, %r646, %r644;
	add.s32 	%r648, %r645, %r643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 14;
	shr.b32 	%rhs, %r647, 18;
	add.u32 	%r649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 14;
	shr.b32 	%rhs, %r648, 18;
	add.u32 	%r650, %lhs, %rhs;
	}
	add.s32 	%r651, %r650, %r638;
	add.s32 	%r652, %r649, %r637;
	xor.b32  	%r653, %r652, %r637;
	xor.b32  	%r654, %r651, %r638;
	and.b32  	%r655, %r624, %r654;
	and.b32  	%r656, %r623, %r653;
	xor.b32  	%r657, %r637, %r656;
	xor.b32  	%r658, %r638, %r655;
	add.s32 	%r659, %r609, %r658;
	add.s32 	%r660, %r610, %r657;
	add.s32 	%r661, %r660, 1163531501;
	add.s32 	%r662, %r659, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 20;
	shr.b32 	%rhs, %r661, 12;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 20;
	shr.b32 	%rhs, %r662, 12;
	add.u32 	%r664, %lhs, %rhs;
	}
	add.s32 	%r665, %r664, %r651;
	add.s32 	%r666, %r663, %r652;
	xor.b32  	%r667, %r666, %r652;
	xor.b32  	%r668, %r665, %r651;
	and.b32  	%r669, %r638, %r668;
	and.b32  	%r670, %r637, %r667;
	xor.b32  	%r671, %r652, %r670;
	xor.b32  	%r672, %r651, %r669;
	add.s32 	%r673, %r624, %r672;
	add.s32 	%r674, %r623, %r671;
	add.s32 	%r675, %r674, -1444681467;
	add.s32 	%r676, %r673, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r676, 5;
	shr.b32 	%rhs, %r676, 27;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 5;
	shr.b32 	%rhs, %r675, 27;
	add.u32 	%r678, %lhs, %rhs;
	}
	add.s32 	%r679, %r678, %r666;
	add.s32 	%r680, %r677, %r665;
	xor.b32  	%r681, %r680, %r665;
	xor.b32  	%r682, %r679, %r666;
	and.b32  	%r683, %r652, %r682;
	and.b32  	%r684, %r651, %r681;
	xor.b32  	%r685, %r665, %r684;
	xor.b32  	%r686, %r666, %r683;
	add.s32 	%r687, %r638, %r1124;
	add.s32 	%r688, %r637, %r1124;
	add.s32 	%r689, %r688, %r686;
	add.s32 	%r690, %r687, %r685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 9;
	shr.b32 	%rhs, %r690, 23;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r689, 9;
	shr.b32 	%rhs, %r689, 23;
	add.u32 	%r692, %lhs, %rhs;
	}
	add.s32 	%r693, %r692, %r679;
	add.s32 	%r694, %r691, %r680;
	xor.b32  	%r695, %r694, %r680;
	xor.b32  	%r696, %r693, %r679;
	and.b32  	%r697, %r666, %r696;
	and.b32  	%r698, %r665, %r695;
	xor.b32  	%r699, %r680, %r698;
	xor.b32  	%r700, %r679, %r697;
	add.s32 	%r701, %r651, %r1125;
	add.s32 	%r702, %r652, %r1125;
	add.s32 	%r703, %r702, %r700;
	add.s32 	%r704, %r701, %r699;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r703, 14;
	shr.b32 	%rhs, %r703, 18;
	add.u32 	%r705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r704, 14;
	shr.b32 	%rhs, %r704, 18;
	add.u32 	%r706, %lhs, %rhs;
	}
	add.s32 	%r707, %r706, %r694;
	add.s32 	%r708, %r705, %r693;
	xor.b32  	%r709, %r708, %r693;
	xor.b32  	%r710, %r707, %r694;
	and.b32  	%r711, %r680, %r710;
	and.b32  	%r712, %r679, %r709;
	xor.b32  	%r713, %r693, %r712;
	xor.b32  	%r714, %r694, %r711;
	add.s32 	%r715, %r665, %r714;
	add.s32 	%r716, %r666, %r713;
	add.s32 	%r717, %r716, -1926607734;
	add.s32 	%r718, %r715, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 20;
	shr.b32 	%rhs, %r717, 12;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 20;
	shr.b32 	%rhs, %r718, 12;
	add.u32 	%r720, %lhs, %rhs;
	}
	add.s32 	%r721, %r720, %r707;
	add.s32 	%r722, %r719, %r708;
	xor.b32  	%r723, %r722, %r708;
	xor.b32  	%r724, %r721, %r707;
	xor.b32  	%r725, %r724, %r694;
	xor.b32  	%r726, %r723, %r693;
	add.s32 	%r727, %r680, %r1126;
	add.s32 	%r728, %r679, %r1126;
	add.s32 	%r729, %r728, %r726;
	add.s32 	%r730, %r727, %r725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r729, 4;
	shr.b32 	%rhs, %r729, 28;
	add.u32 	%r731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 4;
	shr.b32 	%rhs, %r730, 28;
	add.u32 	%r732, %lhs, %rhs;
	}
	add.s32 	%r733, %r732, %r721;
	add.s32 	%r734, %r731, %r722;
	xor.b32  	%r735, %r734, %r723;
	xor.b32  	%r736, %r733, %r724;
	add.s32 	%r737, %r694, %r736;
	add.s32 	%r738, %r693, %r735;
	add.s32 	%r739, %r738, -2022574463;
	add.s32 	%r740, %r737, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 11;
	shr.b32 	%rhs, %r740, 21;
	add.u32 	%r741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 11;
	shr.b32 	%rhs, %r739, 21;
	add.u32 	%r742, %lhs, %rhs;
	}
	add.s32 	%r743, %r742, %r734;
	add.s32 	%r744, %r741, %r733;
	xor.b32  	%r745, %r744, %r733;
	xor.b32  	%r746, %r743, %r734;
	xor.b32  	%r747, %r746, %r722;
	xor.b32  	%r748, %r745, %r721;
	add.s32 	%r749, %r707, %r748;
	add.s32 	%r750, %r708, %r747;
	add.s32 	%r751, %r750, 1839030562;
	add.s32 	%r752, %r749, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 16;
	shr.b32 	%rhs, %r752, 16;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 16;
	shr.b32 	%rhs, %r751, 16;
	add.u32 	%r754, %lhs, %rhs;
	}
	add.s32 	%r755, %r754, %r743;
	add.s32 	%r756, %r753, %r744;
	xor.b32  	%r757, %r756, %r745;
	xor.b32  	%r758, %r755, %r746;
	add.s32 	%r759, %r721, %r1127;
	add.s32 	%r760, %r722, %r1127;
	add.s32 	%r761, %r760, %r758;
	add.s32 	%r762, %r759, %r757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 23;
	shr.b32 	%rhs, %r761, 9;
	add.u32 	%r763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 23;
	shr.b32 	%rhs, %r762, 9;
	add.u32 	%r764, %lhs, %rhs;
	}
	add.s32 	%r765, %r764, %r756;
	add.s32 	%r766, %r763, %r755;
	xor.b32  	%r767, %r766, %r755;
	xor.b32  	%r768, %r765, %r756;
	xor.b32  	%r769, %r768, %r744;
	xor.b32  	%r770, %r767, %r743;
	add.s32 	%r771, %r733, %r1128;
	add.s32 	%r772, %r734, %r1128;
	add.s32 	%r773, %r772, %r770;
	add.s32 	%r774, %r771, %r769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 4;
	shr.b32 	%rhs, %r774, 28;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 4;
	shr.b32 	%rhs, %r773, 28;
	add.u32 	%r776, %lhs, %rhs;
	}
	add.s32 	%r777, %r776, %r766;
	add.s32 	%r778, %r775, %r765;
	xor.b32  	%r779, %r778, %r768;
	xor.b32  	%r780, %r777, %r767;
	add.s32 	%r781, %r744, %r1129;
	add.s32 	%r782, %r743, %r1129;
	add.s32 	%r783, %r782, %r780;
	add.s32 	%r784, %r781, %r779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 11;
	shr.b32 	%rhs, %r783, 21;
	add.u32 	%r785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 11;
	shr.b32 	%rhs, %r784, 21;
	add.u32 	%r786, %lhs, %rhs;
	}
	add.s32 	%r787, %r786, %r778;
	add.s32 	%r788, %r785, %r777;
	xor.b32  	%r789, %r788, %r777;
	xor.b32  	%r790, %r787, %r778;
	xor.b32  	%r791, %r790, %r765;
	xor.b32  	%r792, %r789, %r766;
	add.s32 	%r793, %r756, %r1130;
	add.s32 	%r794, %r755, %r1130;
	add.s32 	%r795, %r794, %r792;
	add.s32 	%r796, %r793, %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 16;
	shr.b32 	%rhs, %r795, 16;
	add.u32 	%r797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 16;
	shr.b32 	%rhs, %r796, 16;
	add.u32 	%r798, %lhs, %rhs;
	}
	add.s32 	%r799, %r798, %r787;
	add.s32 	%r800, %r797, %r788;
	xor.b32  	%r801, %r800, %r789;
	xor.b32  	%r802, %r799, %r790;
	add.s32 	%r803, %r765, %r802;
	add.s32 	%r804, %r766, %r801;
	add.s32 	%r805, %r804, -1094730640;
	add.s32 	%r806, %r803, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 23;
	shr.b32 	%rhs, %r806, 9;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 23;
	shr.b32 	%rhs, %r805, 9;
	add.u32 	%r808, %lhs, %rhs;
	}
	add.s32 	%r99, %r808, %r800;
	add.s32 	%r100, %r807, %r799;
	xor.b32  	%r809, %r100, %r799;
	xor.b32  	%r810, %r99, %r800;
	xor.b32  	%r811, %r810, %r788;
	xor.b32  	%r812, %r809, %r787;
	add.s32 	%r813, %r778, %r812;
	add.s32 	%r814, %r777, %r811;
	add.s32 	%r815, %r814, 681279174;
	add.s32 	%r816, %r813, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r815, 4;
	shr.b32 	%rhs, %r815, 28;
	add.u32 	%r817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r816, 4;
	shr.b32 	%rhs, %r816, 28;
	add.u32 	%r818, %lhs, %rhs;
	}
	add.s32 	%r102, %r818, %r100;
	add.s32 	%r101, %r817, %r99;
	add.s32 	%r819, %r788, %r95;
	add.s32 	%r820, %r787, %r96;
	xor.b32  	%r821, %r101, %r810;
	xor.b32  	%r822, %r102, %r809;
	add.s32 	%r823, %r820, %r822;
	add.s32 	%r824, %r819, %r821;
	add.s32 	%r825, %r824, -358537222;
	add.s32 	%r826, %r823, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 11;
	shr.b32 	%rhs, %r825, 21;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 11;
	shr.b32 	%rhs, %r826, 21;
	add.u32 	%r828, %lhs, %rhs;
	}
	add.s32 	%r104, %r828, %r102;
	add.s32 	%r103, %r827, %r101;
	xor.b32  	%r105, %r103, %r101;
	xor.b32  	%r106, %r104, %r102;
	xor.b32  	%r829, %r106, %r100;
	xor.b32  	%r830, %r105, %r99;
	add.s32 	%r831, %r799, %r1131;
	add.s32 	%r832, %r800, %r1131;
	add.s32 	%r833, %r832, %r830;
	add.s32 	%r834, %r831, %r829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 16;
	shr.b32 	%rhs, %r833, 16;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 16;
	shr.b32 	%rhs, %r834, 16;
	add.u32 	%r836, %lhs, %rhs;
	}
	add.s32 	%r108, %r836, %r104;
	add.s32 	%r107, %r835, %r103;
	setp.eq.s32	%p3, %r97, %r107;
	@%p3 bra 	BB7_5;

	setp.ne.s32	%p4, %r98, %r108;
	@%p4 bra 	BB7_16;

BB7_5:
	add.s32 	%r1132, %r8, 76029189;
	xor.b32  	%r837, %r108, %r106;
	xor.b32  	%r838, %r107, %r105;
	add.s32 	%r839, %r100, %r1132;
	add.s32 	%r840, %r99, %r1132;
	add.s32 	%r841, %r840, %r838;
	add.s32 	%r842, %r839, %r837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 23;
	shr.b32 	%rhs, %r842, 9;
	add.u32 	%r843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r841, 23;
	shr.b32 	%rhs, %r841, 9;
	add.u32 	%r844, %lhs, %rhs;
	}
	add.s32 	%r109, %r844, %r107;
	add.s32 	%r110, %r843, %r108;
	xor.b32  	%r845, %r110, %r108;
	xor.b32  	%r846, %r109, %r107;
	xor.b32  	%r847, %r846, %r103;
	xor.b32  	%r848, %r845, %r104;
	add.s32 	%r849, %r102, %r848;
	add.s32 	%r850, %r101, %r847;
	add.s32 	%r851, %r850, -640364487;
	add.s32 	%r852, %r849, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 4;
	shr.b32 	%rhs, %r851, 28;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 4;
	shr.b32 	%rhs, %r852, 28;
	add.u32 	%r854, %lhs, %rhs;
	}
	add.s32 	%r112, %r854, %r110;
	add.s32 	%r111, %r853, %r109;
	xor.b32  	%r855, %r111, %r846;
	xor.b32  	%r856, %r112, %r845;
	add.s32 	%r857, %r104, %r856;
	add.s32 	%r858, %r103, %r855;
	add.s32 	%r859, %r858, -421815835;
	add.s32 	%r860, %r857, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 11;
	shr.b32 	%rhs, %r859, 21;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 11;
	shr.b32 	%rhs, %r860, 21;
	add.u32 	%r862, %lhs, %rhs;
	}
	add.s32 	%r114, %r862, %r112;
	add.s32 	%r113, %r861, %r111;
	setp.ne.s32	%p5, %r16, %r113;
	setp.ne.s32	%p6, %r16, %r114;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB7_16;

	add.s32 	%r1141, %r6, 718787259;
	add.s32 	%r1140, %r7, -145523070;
	add.s32 	%r1139, %r8, -1560198380;
	add.s32 	%r1138, %r9, -2054922799;
	add.s32 	%r1137, %r10, -1894986606;
	add.s32 	%r1136, %r11, -57434055;
	add.s32 	%r1135, %r13, -1416354905;
	add.s32 	%r1134, %r15, 1126891415;
	add.s32 	%r1133, %r6, -995338651;
	xor.b32  	%r863, %r114, %r112;
	xor.b32  	%r864, %r113, %r111;
	xor.b32  	%r865, %r864, %r109;
	xor.b32  	%r866, %r863, %r110;
	add.s32 	%r867, %r108, %r866;
	add.s32 	%r868, %r107, %r865;
	add.s32 	%r869, %r868, 530742520;
	add.s32 	%r870, %r867, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 16;
	shr.b32 	%rhs, %r870, 16;
	add.u32 	%r871, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r869, 16;
	shr.b32 	%rhs, %r869, 16;
	add.u32 	%r872, %lhs, %rhs;
	}
	add.s32 	%r873, %r872, %r113;
	add.s32 	%r874, %r871, %r114;
	xor.b32  	%r875, %r874, %r863;
	xor.b32  	%r876, %r873, %r864;
	add.s32 	%r877, %r110, %r1133;
	add.s32 	%r878, %r109, %r1133;
	add.s32 	%r879, %r878, %r876;
	add.s32 	%r880, %r877, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 23;
	shr.b32 	%rhs, %r880, 9;
	add.u32 	%r881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 23;
	shr.b32 	%rhs, %r879, 9;
	add.u32 	%r882, %lhs, %rhs;
	}
	add.s32 	%r883, %r882, %r873;
	add.s32 	%r884, %r881, %r874;
	not.b32 	%r885, %r113;
	not.b32 	%r886, %r114;
	or.b32  	%r887, %r884, %r886;
	or.b32  	%r888, %r883, %r885;
	xor.b32  	%r889, %r873, %r888;
	xor.b32  	%r890, %r874, %r887;
	add.s32 	%r891, %r111, %r95;
	add.s32 	%r892, %r112, %r96;
	add.s32 	%r893, %r892, %r890;
	add.s32 	%r894, %r891, %r889;
	add.s32 	%r895, %r894, -198630844;
	add.s32 	%r896, %r893, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r895, 6;
	shr.b32 	%rhs, %r895, 26;
	add.u32 	%r897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 6;
	shr.b32 	%rhs, %r896, 26;
	add.u32 	%r898, %lhs, %rhs;
	}
	add.s32 	%r899, %r898, %r884;
	add.s32 	%r900, %r897, %r883;
	not.b32 	%r901, %r874;
	not.b32 	%r902, %r873;
	or.b32  	%r903, %r900, %r902;
	or.b32  	%r904, %r899, %r901;
	xor.b32  	%r905, %r884, %r904;
	xor.b32  	%r906, %r883, %r903;
	add.s32 	%r907, %r114, %r1134;
	add.s32 	%r908, %r113, %r1134;
	add.s32 	%r909, %r908, %r906;
	add.s32 	%r910, %r907, %r905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 10;
	shr.b32 	%rhs, %r909, 22;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 10;
	shr.b32 	%rhs, %r910, 22;
	add.u32 	%r912, %lhs, %rhs;
	}
	add.s32 	%r913, %r912, %r899;
	add.s32 	%r914, %r911, %r900;
	not.b32 	%r915, %r884;
	not.b32 	%r916, %r883;
	or.b32  	%r917, %r914, %r916;
	or.b32  	%r918, %r913, %r915;
	xor.b32  	%r919, %r899, %r918;
	xor.b32  	%r920, %r900, %r917;
	add.s32 	%r921, %r874, %r1135;
	add.s32 	%r922, %r873, %r1135;
	add.s32 	%r923, %r922, %r920;
	add.s32 	%r924, %r921, %r919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 15;
	shr.b32 	%rhs, %r923, 17;
	add.u32 	%r925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 15;
	shr.b32 	%rhs, %r924, 17;
	add.u32 	%r926, %lhs, %rhs;
	}
	add.s32 	%r927, %r926, %r913;
	add.s32 	%r928, %r925, %r914;
	not.b32 	%r929, %r899;
	not.b32 	%r930, %r900;
	or.b32  	%r931, %r928, %r930;
	or.b32  	%r932, %r927, %r929;
	xor.b32  	%r933, %r913, %r932;
	xor.b32  	%r934, %r914, %r931;
	add.s32 	%r935, %r884, %r1136;
	add.s32 	%r936, %r883, %r1136;
	add.s32 	%r937, %r936, %r934;
	add.s32 	%r938, %r935, %r933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 21;
	shr.b32 	%rhs, %r938, 11;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 21;
	shr.b32 	%rhs, %r937, 11;
	add.u32 	%r940, %lhs, %rhs;
	}
	add.s32 	%r941, %r940, %r928;
	add.s32 	%r942, %r939, %r927;
	not.b32 	%r943, %r914;
	not.b32 	%r944, %r913;
	or.b32  	%r945, %r942, %r944;
	or.b32  	%r946, %r941, %r943;
	xor.b32  	%r947, %r928, %r946;
	xor.b32  	%r948, %r927, %r945;
	add.s32 	%r949, %r899, %r948;
	add.s32 	%r950, %r900, %r947;
	add.s32 	%r951, %r950, 1700485571;
	add.s32 	%r952, %r949, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 6;
	shr.b32 	%rhs, %r951, 26;
	add.u32 	%r953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 6;
	shr.b32 	%rhs, %r952, 26;
	add.u32 	%r954, %lhs, %rhs;
	}
	add.s32 	%r955, %r954, %r942;
	add.s32 	%r956, %r953, %r941;
	not.b32 	%r957, %r927;
	not.b32 	%r958, %r928;
	or.b32  	%r959, %r956, %r958;
	or.b32  	%r960, %r955, %r957;
	xor.b32  	%r961, %r942, %r960;
	xor.b32  	%r962, %r941, %r959;
	add.s32 	%r963, %r913, %r1137;
	add.s32 	%r964, %r914, %r1137;
	add.s32 	%r965, %r964, %r962;
	add.s32 	%r966, %r963, %r961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 10;
	shr.b32 	%rhs, %r966, 22;
	add.u32 	%r967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r965, 10;
	shr.b32 	%rhs, %r965, 22;
	add.u32 	%r968, %lhs, %rhs;
	}
	add.s32 	%r969, %r968, %r956;
	add.s32 	%r970, %r967, %r955;
	not.b32 	%r971, %r941;
	not.b32 	%r972, %r942;
	or.b32  	%r973, %r970, %r972;
	or.b32  	%r974, %r969, %r971;
	xor.b32  	%r975, %r956, %r974;
	xor.b32  	%r976, %r955, %r973;
	add.s32 	%r977, %r927, %r976;
	add.s32 	%r978, %r928, %r975;
	add.s32 	%r979, %r978, -1051523;
	add.s32 	%r980, %r977, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 15;
	shr.b32 	%rhs, %r979, 17;
	add.u32 	%r981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r980, 15;
	shr.b32 	%rhs, %r980, 17;
	add.u32 	%r982, %lhs, %rhs;
	}
	add.s32 	%r983, %r982, %r970;
	add.s32 	%r984, %r981, %r969;
	not.b32 	%r985, %r955;
	not.b32 	%r986, %r956;
	or.b32  	%r987, %r984, %r986;
	or.b32  	%r988, %r983, %r985;
	xor.b32  	%r989, %r970, %r988;
	xor.b32  	%r990, %r969, %r987;
	add.s32 	%r991, %r942, %r1138;
	add.s32 	%r992, %r941, %r1138;
	add.s32 	%r993, %r992, %r990;
	add.s32 	%r994, %r991, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 21;
	shr.b32 	%rhs, %r994, 11;
	add.u32 	%r995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r993, 21;
	shr.b32 	%rhs, %r993, 11;
	add.u32 	%r996, %lhs, %rhs;
	}
	add.s32 	%r997, %r996, %r984;
	add.s32 	%r998, %r995, %r983;
	not.b32 	%r999, %r969;
	not.b32 	%r1000, %r970;
	or.b32  	%r1001, %r998, %r1000;
	or.b32  	%r1002, %r997, %r999;
	xor.b32  	%r1003, %r984, %r1002;
	xor.b32  	%r1004, %r983, %r1001;
	add.s32 	%r1005, %r955, %r1004;
	add.s32 	%r1006, %r956, %r1003;
	add.s32 	%r1007, %r1006, 1873313359;
	add.s32 	%r1008, %r1005, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 6;
	shr.b32 	%rhs, %r1008, 26;
	add.u32 	%r1009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1007, 6;
	shr.b32 	%rhs, %r1007, 26;
	add.u32 	%r1010, %lhs, %rhs;
	}
	add.s32 	%r1011, %r1010, %r997;
	add.s32 	%r1012, %r1009, %r998;
	not.b32 	%r1013, %r984;
	not.b32 	%r1014, %r983;
	or.b32  	%r1015, %r1012, %r1014;
	or.b32  	%r1016, %r1011, %r1013;
	xor.b32  	%r1017, %r997, %r1016;
	xor.b32  	%r1018, %r998, %r1015;
	add.s32 	%r1019, %r970, %r1018;
	add.s32 	%r1020, %r969, %r1017;
	add.s32 	%r1021, %r1020, -30611744;
	add.s32 	%r1022, %r1019, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 10;
	shr.b32 	%rhs, %r1021, 22;
	add.u32 	%r1023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 10;
	shr.b32 	%rhs, %r1022, 22;
	add.u32 	%r1024, %lhs, %rhs;
	}
	add.s32 	%r1025, %r1024, %r1012;
	add.s32 	%r1026, %r1023, %r1011;
	not.b32 	%r1027, %r998;
	not.b32 	%r1028, %r997;
	or.b32  	%r1029, %r1026, %r1028;
	or.b32  	%r1030, %r1025, %r1027;
	xor.b32  	%r1031, %r1012, %r1030;
	xor.b32  	%r1032, %r1011, %r1029;
	add.s32 	%r1033, %r983, %r1139;
	add.s32 	%r1034, %r984, %r1139;
	add.s32 	%r1035, %r1034, %r1032;
	add.s32 	%r1036, %r1033, %r1031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 15;
	shr.b32 	%rhs, %r1036, 17;
	add.u32 	%r1037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 15;
	shr.b32 	%rhs, %r1035, 17;
	add.u32 	%r1038, %lhs, %rhs;
	}
	add.s32 	%r1039, %r1038, %r1026;
	add.s32 	%r1040, %r1037, %r1025;
	not.b32 	%r1041, %r1011;
	not.b32 	%r1042, %r1012;
	or.b32  	%r1043, %r1040, %r1042;
	or.b32  	%r1044, %r1039, %r1041;
	xor.b32  	%r1045, %r1026, %r1044;
	xor.b32  	%r1046, %r1025, %r1043;
	add.s32 	%r1047, %r998, %r1046;
	add.s32 	%r1048, %r997, %r1045;
	add.s32 	%r1049, %r1048, 1309151649;
	add.s32 	%r1050, %r1047, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1049, 21;
	shr.b32 	%rhs, %r1049, 11;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1050, 21;
	shr.b32 	%rhs, %r1050, 11;
	add.u32 	%r1052, %lhs, %rhs;
	}
	add.s32 	%r1053, %r1052, %r1040;
	add.s32 	%r1054, %r1051, %r1039;
	not.b32 	%r1055, %r1025;
	not.b32 	%r1056, %r1026;
	or.b32  	%r1057, %r1054, %r1056;
	or.b32  	%r1058, %r1053, %r1055;
	xor.b32  	%r1059, %r1040, %r1058;
	xor.b32  	%r1060, %r1039, %r1057;
	add.s32 	%r1061, %r1012, %r1140;
	add.s32 	%r1062, %r1011, %r1140;
	add.s32 	%r1063, %r1062, %r1060;
	add.s32 	%r1064, %r1061, %r1059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 6;
	shr.b32 	%rhs, %r1064, 26;
	add.u32 	%r1065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 6;
	shr.b32 	%rhs, %r1063, 26;
	add.u32 	%r1066, %lhs, %rhs;
	}
	add.s32 	%r115, %r1066, %r1054;
	add.s32 	%r116, %r1065, %r1053;
	not.b32 	%r1067, %r1039;
	not.b32 	%r1068, %r1040;
	or.b32  	%r1069, %r116, %r1068;
	or.b32  	%r1070, %r115, %r1067;
	xor.b32  	%r1071, %r1054, %r1070;
	xor.b32  	%r1072, %r1053, %r1069;
	add.s32 	%r1073, %r1025, %r1072;
	add.s32 	%r1074, %r1026, %r1071;
	add.s32 	%r1075, %r1074, -1120210379;
	add.s32 	%r1076, %r1073, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 10;
	shr.b32 	%rhs, %r1075, 22;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 10;
	shr.b32 	%rhs, %r1076, 22;
	add.u32 	%r1078, %lhs, %rhs;
	}
	add.s32 	%r118, %r1078, %r116;
	add.s32 	%r117, %r1077, %r115;
	not.b32 	%r1079, %r1053;
	not.b32 	%r1080, %r1054;
	or.b32  	%r1081, %r117, %r1080;
	or.b32  	%r1082, %r118, %r1079;
	xor.b32  	%r1083, %r116, %r1082;
	xor.b32  	%r1084, %r115, %r1081;
	add.s32 	%r1085, %r1040, %r1141;
	add.s32 	%r1086, %r1039, %r1141;
	add.s32 	%r1087, %r1086, %r1084;
	add.s32 	%r1088, %r1085, %r1083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 15;
	shr.b32 	%rhs, %r1088, 17;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1087, 15;
	shr.b32 	%rhs, %r1087, 17;
	add.u32 	%r1090, %lhs, %rhs;
	}
	add.s32 	%r119, %r1090, %r117;
	add.s32 	%r120, %r1089, %r118;
	not.b32 	%r1091, %r115;
	not.b32 	%r1092, %r116;
	or.b32  	%r1093, %r120, %r1092;
	or.b32  	%r1094, %r119, %r1091;
	xor.b32  	%r1095, %r117, %r1094;
	xor.b32  	%r1096, %r118, %r1093;
	add.s32 	%r1097, %r1053, %r1096;
	add.s32 	%r1098, %r1054, %r1095;
	add.s32 	%r1099, %r1098, -343485551;
	add.s32 	%r1100, %r1097, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 21;
	shr.b32 	%rhs, %r1099, 11;
	add.u32 	%r1101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 21;
	shr.b32 	%rhs, %r1100, 11;
	add.u32 	%r1102, %lhs, %rhs;
	}
	add.s32 	%r122, %r1102, %r120;
	add.s32 	%r121, %r1101, %r119;
	setp.ne.s32	%p8, %r115, %r4;
	setp.ne.s32	%p9, %r117, %r5;
	or.pred  	%p10, %p8, %p9;
	setp.ne.s32	%p11, %r119, %r3;
	or.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r121, %r2;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB7_11;

	mul.wide.u32 	%rd15, %r130, 4;
	add.s64 	%rd16, %rd7, %rd15;
	atom.global.add.u32 	%r1103, [%rd16], 1;
	setp.ne.s32	%p15, %r1103, 0;
	@%p15 bra 	BB7_11;

	atom.global.add.u32 	%r123, [%rd8], 1;
	setp.lt.u32	%p16, %r123, %r129;
	@%p16 bra 	BB7_10;
	bra.uni 	BB7_9;

BB7_10:
	mul.wide.u32 	%rd17, %r123, 24;
	mov.u32 	%r1105, 0;
	add.s64 	%rd18, %rd5, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r1105, %r130};
	st.global.v2.u32 	[%rd18+8], {%r1142, %r127};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB7_11;

BB7_9:
	atom.global.add.u32 	%r1104, [%rd8], -1;

BB7_11:
	setp.eq.s32	%p17, %r116, %r4;
	setp.eq.s32	%p18, %r118, %r5;
	and.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r120, %r3;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r122, %r2;
	and.pred  	%p23, %p21, %p22;
	add.s32 	%r124, %r1142, 1;
	setp.lt.u32	%p24, %r124, %r128;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB7_16;
	bra.uni 	BB7_12;

BB7_12:
	mul.wide.u32 	%rd19, %r130, 4;
	add.s64 	%rd20, %rd7, %rd19;
	atom.global.add.u32 	%r1106, [%rd20], 1;
	setp.ne.s32	%p26, %r1106, 0;
	@%p26 bra 	BB7_16;

	atom.global.add.u32 	%r125, [%rd8], 1;
	setp.lt.u32	%p27, %r125, %r129;
	@%p27 bra 	BB7_15;
	bra.uni 	BB7_14;

BB7_15:
	mul.wide.u32 	%rd21, %r125, 24;
	mov.u32 	%r1108, 0;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r1108, %r130};
	add.s32 	%r1109, %r1142, 1;
	st.global.v2.u32 	[%rd22+8], {%r1109, %r127};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB7_16;

BB7_14:
	atom.global.add.u32 	%r1107, [%rd8], -1;

BB7_16:
	add.s32 	%r1142, %r1142, 2;
	setp.lt.u32	%p28, %r1142, %r128;
	@%p28 bra 	BB7_3;

BB7_17:
	ret;
}

	// .globl	m00000_s16
.entry m00000_s16(
	.param .u64 .ptr .global .align 4 m00000_s16_param_0,
	.param .u64 .ptr .global .align 4 m00000_s16_param_1,
	.param .u64 .ptr .global .align 4 m00000_s16_param_2,
	.param .u64 .ptr .const .align 8 m00000_s16_param_3,
	.param .u64 .ptr .global .align 1 m00000_s16_param_4,
	.param .u64 .ptr .global .align 1 m00000_s16_param_5,
	.param .u64 .ptr .global .align 4 m00000_s16_param_6,
	.param .u64 .ptr .global .align 4 m00000_s16_param_7,
	.param .u64 .ptr .global .align 4 m00000_s16_param_8,
	.param .u64 .ptr .global .align 4 m00000_s16_param_9,
	.param .u64 .ptr .global .align 4 m00000_s16_param_10,
	.param .u64 .ptr .global .align 4 m00000_s16_param_11,
	.param .u64 .ptr .global .align 4 m00000_s16_param_12,
	.param .u64 .ptr .global .align 4 m00000_s16_param_13,
	.param .u64 .ptr .global .align 8 m00000_s16_param_14,
	.param .u64 .ptr .global .align 4 m00000_s16_param_15,
	.param .u64 .ptr .global .align 4 m00000_s16_param_16,
	.param .u64 .ptr .global .align 4 m00000_s16_param_17,
	.param .u64 .ptr .global .align 1 m00000_s16_param_18,
	.param .u64 .ptr .global .align 4 m00000_s16_param_19,
	.param .u64 .ptr .global .align 16 m00000_s16_param_20,
	.param .u64 .ptr .global .align 16 m00000_s16_param_21,
	.param .u64 .ptr .global .align 16 m00000_s16_param_22,
	.param .u64 .ptr .global .align 16 m00000_s16_param_23,
	.param .u32 m00000_s16_param_24,
	.param .u32 m00000_s16_param_25,
	.param .u32 m00000_s16_param_26,
	.param .u32 m00000_s16_param_27,
	.param .u32 m00000_s16_param_28,
	.param .u32 m00000_s16_param_29,
	.param .u32 m00000_s16_param_30,
	.param .u32 m00000_s16_param_31,
	.param .u32 m00000_s16_param_32,
	.param .u32 m00000_s16_param_33,
	.param .u64 m00000_s16_param_34
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<1243>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd3, [m00000_s16_param_0];
	ld.param.u64 	%rd5, [m00000_s16_param_14];
	ld.param.u64 	%rd6, [m00000_s16_param_15];
	ld.param.u64 	%rd7, [m00000_s16_param_16];
	ld.param.u64 	%rd8, [m00000_s16_param_19];
	ld.param.u32 	%r190, [m00000_s16_param_27];
	ld.param.u32 	%r191, [m00000_s16_param_30];
	ld.param.u32 	%r192, [m00000_s16_param_31];
	ld.param.u32 	%r193, [m00000_s16_param_32];
	ld.param.u64 	%rd9, [m00000_s16_param_34];
	mov.b32	%r194, %envreg3;
	mov.u32 	%r195, %ctaid.x;
	mov.u32 	%r196, %ntid.x;
	mad.lo.s32 	%r197, %r195, %r196, %r194;
	mov.u32 	%r198, %tid.x;
	add.s32 	%r1, %r197, %r198;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd9;
	@%p1 bra 	BB8_17;

	mul.wide.s32 	%rd10, %r1, 260;
	add.s64 	%rd2, %rd3, %rd10;
	mul.wide.u32 	%rd11, %r193, 16;
	add.s64 	%rd12, %rd6, %rd11;
	ld.global.u32 	%r2, [%rd12+4];
	ld.global.u32 	%r3, [%rd12+8];
	sub.s32 	%r199, %r2, %r3;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 11;
	shr.b32 	%rhs, %r199, 21;
	add.u32 	%r200, %lhs, %rhs;
	}
	ld.global.u32 	%r4, [%rd12];
	not.b32 	%r201, %r4;
	or.b32  	%r202, %r3, %r201;
	ld.global.u32 	%r5, [%rd12+12];
	xor.b32  	%r203, %r202, %r5;
	sub.s32 	%r204, %r200, %r203;
	ld.global.u32 	%r6, [%rd2+36];
	sub.s32 	%r205, %r204, %r6;
	add.s32 	%r206, %r205, 343485551;
	sub.s32 	%r207, %r3, %r5;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r207, 17;
	shr.b32 	%rhs, %r207, 15;
	add.u32 	%r208, %lhs, %rhs;
	}
	mov.u32 	%r209, -343485552;
	sub.s32 	%r210, %r209, %r205;
	or.b32  	%r211, %r210, %r5;
	xor.b32  	%r212, %r211, %r4;
	sub.s32 	%r213, %r208, %r212;
	ld.global.u32 	%r7, [%rd2+8];
	sub.s32 	%r214, %r213, %r7;
	add.s32 	%r215, %r214, -718787259;
	sub.s32 	%r216, %r5, %r4;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r216, 22;
	shr.b32 	%rhs, %r216, 10;
	add.u32 	%r217, %lhs, %rhs;
	}
	mov.u32 	%r218, 718787258;
	sub.s32 	%r219, %r218, %r214;
	or.b32  	%r220, %r219, %r4;
	xor.b32  	%r221, %r220, %r206;
	sub.s32 	%r222, %r217, %r221;
	ld.global.u32 	%r8, [%rd2+44];
	sub.s32 	%r223, %r222, %r8;
	add.s32 	%r224, %r223, 1120210379;
	sub.s32 	%r225, %r4, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 26;
	shr.b32 	%rhs, %r225, 6;
	add.u32 	%r226, %lhs, %rhs;
	}
	mov.u32 	%r227, -1120210380;
	sub.s32 	%r228, %r227, %r223;
	or.b32  	%r229, %r228, %r206;
	xor.b32  	%r230, %r229, %r215;
	sub.s32 	%r231, %r226, %r230;
	ld.global.u32 	%r9, [%rd2+16];
	sub.s32 	%r232, %r231, %r9;
	add.s32 	%r233, %r232, 145523070;
	sub.s32 	%r234, %r206, %r215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 11;
	shr.b32 	%rhs, %r234, 21;
	add.u32 	%r235, %lhs, %rhs;
	}
	mov.u32 	%r236, -145523071;
	sub.s32 	%r237, %r236, %r232;
	or.b32  	%r238, %r237, %r215;
	xor.b32  	%r239, %r238, %r224;
	sub.s32 	%r240, %r235, %r239;
	ld.global.u32 	%r10, [%rd2+52];
	sub.s32 	%r241, %r240, %r10;
	add.s32 	%r242, %r241, -1309151649;
	sub.s32 	%r243, %r215, %r224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r243, 17;
	shr.b32 	%rhs, %r243, 15;
	add.u32 	%r244, %lhs, %rhs;
	}
	mov.u32 	%r245, 1309151648;
	sub.s32 	%r246, %r245, %r241;
	or.b32  	%r247, %r246, %r224;
	xor.b32  	%r248, %r247, %r233;
	sub.s32 	%r249, %r244, %r248;
	ld.global.u32 	%r11, [%rd2+24];
	sub.s32 	%r250, %r249, %r11;
	add.s32 	%r251, %r250, 1560198380;
	sub.s32 	%r252, %r224, %r233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r252, 22;
	shr.b32 	%rhs, %r252, 10;
	add.u32 	%r253, %lhs, %rhs;
	}
	mov.u32 	%r254, -1560198381;
	sub.s32 	%r255, %r254, %r250;
	or.b32  	%r256, %r255, %r233;
	xor.b32  	%r257, %r256, %r242;
	sub.s32 	%r258, %r253, %r257;
	ld.global.u32 	%r12, [%rd2+60];
	sub.s32 	%r259, %r258, %r12;
	add.s32 	%r260, %r259, 30611744;
	sub.s32 	%r261, %r233, %r242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r261, 26;
	shr.b32 	%rhs, %r261, 6;
	add.u32 	%r262, %lhs, %rhs;
	}
	mov.u32 	%r263, -30611745;
	sub.s32 	%r264, %r263, %r259;
	or.b32  	%r265, %r264, %r242;
	xor.b32  	%r266, %r265, %r251;
	sub.s32 	%r267, %r262, %r266;
	ld.global.u32 	%r13, [%rd2+32];
	sub.s32 	%r268, %r267, %r13;
	add.s32 	%r269, %r268, -1873313359;
	sub.s32 	%r270, %r242, %r251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 11;
	shr.b32 	%rhs, %r270, 21;
	add.u32 	%r271, %lhs, %rhs;
	}
	mov.u32 	%r272, 1873313358;
	sub.s32 	%r273, %r272, %r268;
	or.b32  	%r274, %r273, %r251;
	xor.b32  	%r275, %r274, %r260;
	sub.s32 	%r276, %r271, %r275;
	ld.global.u32 	%r14, [%rd2+4];
	sub.s32 	%r277, %r276, %r14;
	add.s32 	%r278, %r277, 2054922799;
	sub.s32 	%r279, %r251, %r260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 17;
	shr.b32 	%rhs, %r279, 15;
	add.u32 	%r280, %lhs, %rhs;
	}
	mov.u32 	%r281, -2054922800;
	sub.s32 	%r282, %r281, %r277;
	or.b32  	%r283, %r282, %r260;
	xor.b32  	%r284, %r283, %r269;
	sub.s32 	%r285, %r280, %r284;
	ld.global.u32 	%r15, [%rd2+40];
	sub.s32 	%r286, %r285, %r15;
	add.s32 	%r287, %r286, 1051523;
	sub.s32 	%r288, %r260, %r269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 22;
	shr.b32 	%rhs, %r288, 10;
	add.u32 	%r289, %lhs, %rhs;
	}
	mov.u32 	%r290, -1051524;
	sub.s32 	%r291, %r290, %r286;
	or.b32  	%r292, %r291, %r269;
	xor.b32  	%r293, %r292, %r278;
	sub.s32 	%r294, %r289, %r293;
	ld.global.u32 	%r16, [%rd2+12];
	sub.s32 	%r295, %r294, %r16;
	add.s32 	%r296, %r295, 1894986606;
	sub.s32 	%r297, %r269, %r278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 26;
	shr.b32 	%rhs, %r297, 6;
	add.u32 	%r298, %lhs, %rhs;
	}
	mov.u32 	%r299, -1894986607;
	sub.s32 	%r300, %r299, %r295;
	or.b32  	%r301, %r300, %r278;
	xor.b32  	%r302, %r301, %r287;
	sub.s32 	%r303, %r298, %r302;
	ld.global.u32 	%r17, [%rd2+48];
	sub.s32 	%r304, %r303, %r17;
	add.s32 	%r305, %r304, -1700485571;
	sub.s32 	%r306, %r278, %r287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r306, 11;
	shr.b32 	%rhs, %r306, 21;
	add.u32 	%r307, %lhs, %rhs;
	}
	mov.u32 	%r308, 1700485570;
	sub.s32 	%r309, %r308, %r304;
	or.b32  	%r310, %r309, %r287;
	xor.b32  	%r311, %r310, %r296;
	sub.s32 	%r312, %r307, %r311;
	ld.global.u32 	%r18, [%rd2+20];
	sub.s32 	%r313, %r312, %r18;
	add.s32 	%r19, %r313, 57434055;
	sub.s32 	%r314, %r287, %r296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 17;
	shr.b32 	%rhs, %r314, 15;
	add.u32 	%r315, %lhs, %rhs;
	}
	mov.u32 	%r316, -57434056;
	sub.s32 	%r317, %r316, %r313;
	or.b32  	%r318, %r317, %r296;
	xor.b32  	%r319, %r318, %r305;
	sub.s32 	%r320, %r315, %r319;
	ld.global.u32 	%r20, [%rd2+56];
	sub.s32 	%r321, %r320, %r20;
	add.s32 	%r21, %r321, 1416354905;
	sub.s32 	%r322, %r296, %r305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 22;
	shr.b32 	%rhs, %r322, 10;
	add.u32 	%r323, %lhs, %rhs;
	}
	mov.u32 	%r324, -1416354906;
	sub.s32 	%r325, %r324, %r321;
	or.b32  	%r326, %r325, %r305;
	xor.b32  	%r327, %r326, %r19;
	sub.s32 	%r328, %r323, %r327;
	ld.global.u32 	%r22, [%rd2+28];
	sub.s32 	%r329, %r328, %r22;
	add.s32 	%r23, %r329, -1126891415;
	sub.s32 	%r330, %r305, %r19;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r330, 26;
	shr.b32 	%rhs, %r330, 6;
	add.u32 	%r331, %lhs, %rhs;
	}
	mov.u32 	%r332, 1126891414;
	sub.s32 	%r333, %r332, %r329;
	or.b32  	%r334, %r333, %r19;
	xor.b32  	%r335, %r334, %r21;
	add.s32 	%r336, %r331, 198630844;
	sub.s32 	%r24, %r336, %r335;
	setp.eq.s32	%p2, %r191, 0;
	@%p2 bra 	BB8_17;

	ld.global.u32 	%r26, [%rd2];
	mov.u32 	%r338, 995338651;
	sub.s32 	%r339, %r338, %r7;
	sub.s32 	%r340, %r19, %r21;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 9;
	shr.b32 	%rhs, %r340, 23;
	add.u32 	%r341, %lhs, %rhs;
	}
	add.s32 	%r31, %r339, %r341;
	xor.b32  	%r33, %r23, %r21;
	mov.u32 	%r342, -530742520;
	sub.s32 	%r343, %r342, %r12;
	sub.s32 	%r344, %r21, %r23;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r344, 16;
	shr.b32 	%rhs, %r344, 16;
	add.u32 	%r345, %lhs, %rhs;
	}
	add.s32 	%r35, %r343, %r345;
	mov.u32 	%r1242, 0;

BB8_3:
	add.s32 	%r1221, %r16, -722521979;
	add.s32 	%r1220, %r10, 681279174;
	add.s32 	%r1219, %r15, -1094730640;
	add.s32 	%r1218, %r22, -155497632;
	add.s32 	%r1217, %r9, 1272893353;
	add.s32 	%r1216, %r14, -1530992060;
	add.s32 	%r1215, %r20, -35309556;
	add.s32 	%r1214, %r8, 1839030562;
	add.s32 	%r1213, %r13, -2022574463;
	add.s32 	%r1212, %r18, -378558;
	add.s32 	%r1211, %r17, -1926607734;
	add.s32 	%r1210, %r22, 1735328473;
	add.s32 	%r1209, %r7, -51403784;
	add.s32 	%r1208, %r10, -1444681467;
	add.s32 	%r1207, %r13, 1163531501;
	add.s32 	%r1206, %r16, -187363961;
	add.s32 	%r1205, %r20, -1019803690;
	add.s32 	%r1204, %r6, 568446438;
	add.s32 	%r1203, %r9, -405537848;
	add.s32 	%r1202, %r12, -660478335;
	add.s32 	%r1201, %r15, 38016083;
	add.s32 	%r1200, %r18, -701558691;
	add.s32 	%r1199, %r8, 643717713;
	add.s32 	%r1198, %r11, -1069501632;
	add.s32 	%r1197, %r14, -165796510;
	add.s32 	%r1196, %r12, 1236535329;
	add.s32 	%r1195, %r20, -1502002290;
	add.s32 	%r1194, %r10, -40341101;
	add.s32 	%r1193, %r17, 1804603682;
	add.s32 	%r1192, %r8, -1990404162;
	add.s32 	%r1191, %r15, -42063;
	add.s32 	%r1190, %r6, -1958414417;
	add.s32 	%r1189, %r13, 1770035416;
	add.s32 	%r1188, %r22, -45705983;
	add.s32 	%r1187, %r11, -1473231341;
	add.s32 	%r1186, %r18, 1200080426;
	add.s32 	%r1185, %r9, -176418897;
	add.s32 	%r1184, %r16, -1316259209;
	add.s32 	%r1183, %r7, -1126478375;
	add.s32 	%r1182, %r14, -117830708;
	ld.param.u64 	%rd23, [m00000_s16_param_3];
	shr.u32 	%r346, %r1242, 1;
	mul.wide.u32 	%rd13, %r346, 8;
	add.s64 	%rd14, %rd23, %rd13;
	ld.const.v2.u32 	{%r347, %r348}, [%rd14];
	or.b32  	%r159, %r26, %r348;
	or.b32  	%r158, %r26, %r347;
	sub.s32 	%r351, %r24, %r158;
	sub.s32 	%r352, %r24, %r159;
	xor.b32  	%r353, %r352, %r33;
	xor.b32  	%r354, %r351, %r33;
	sub.s32 	%r355, %r31, %r354;
	sub.s32 	%r356, %r31, %r353;
	xor.b32  	%r357, %r352, %r356;
	xor.b32  	%r358, %r351, %r355;
	xor.b32  	%r359, %r358, %r23;
	xor.b32  	%r360, %r357, %r23;
	sub.s32 	%r161, %r35, %r360;
	sub.s32 	%r160, %r35, %r359;
	add.s32 	%r361, %r158, -680876937;
	add.s32 	%r362, %r159, -680876937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 7;
	shr.b32 	%rhs, %r361, 25;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 7;
	shr.b32 	%rhs, %r362, 25;
	add.u32 	%r364, %lhs, %rhs;
	}
	add.s32 	%r365, %r364, -271733879;
	add.s32 	%r366, %r363, -271733879;
	and.b32  	%r367, %r366, 2004318071;
	and.b32  	%r368, %r365, 2004318071;
	xor.b32  	%r369, %r368, -1732584194;
	xor.b32  	%r370, %r367, -1732584194;
	add.s32 	%r371, %r1182, %r370;
	add.s32 	%r372, %r1182, %r369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r371, 12;
	shr.b32 	%rhs, %r371, 20;
	add.u32 	%r373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 12;
	shr.b32 	%rhs, %r372, 20;
	add.u32 	%r374, %lhs, %rhs;
	}
	add.s32 	%r375, %r374, %r365;
	add.s32 	%r376, %r373, %r366;
	xor.b32  	%r377, %r365, -271733879;
	xor.b32  	%r378, %r366, -271733879;
	and.b32  	%r379, %r376, %r378;
	and.b32  	%r380, %r375, %r377;
	xor.b32  	%r381, %r380, -271733879;
	xor.b32  	%r382, %r379, -271733879;
	add.s32 	%r383, %r1183, %r382;
	add.s32 	%r384, %r1183, %r381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 17;
	shr.b32 	%rhs, %r383, 15;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 17;
	shr.b32 	%rhs, %r384, 15;
	add.u32 	%r386, %lhs, %rhs;
	}
	add.s32 	%r387, %r386, %r375;
	add.s32 	%r388, %r385, %r376;
	xor.b32  	%r389, %r375, %r365;
	xor.b32  	%r390, %r376, %r366;
	and.b32  	%r391, %r388, %r390;
	and.b32  	%r392, %r387, %r389;
	xor.b32  	%r393, %r365, %r392;
	xor.b32  	%r394, %r366, %r391;
	add.s32 	%r395, %r1184, %r394;
	add.s32 	%r396, %r1184, %r393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 22;
	shr.b32 	%rhs, %r395, 10;
	add.u32 	%r397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 22;
	shr.b32 	%rhs, %r396, 10;
	add.u32 	%r398, %lhs, %rhs;
	}
	add.s32 	%r399, %r398, %r387;
	add.s32 	%r400, %r397, %r388;
	xor.b32  	%r401, %r387, %r375;
	xor.b32  	%r402, %r388, %r376;
	and.b32  	%r403, %r400, %r402;
	and.b32  	%r404, %r399, %r401;
	xor.b32  	%r405, %r375, %r404;
	xor.b32  	%r406, %r376, %r403;
	add.s32 	%r407, %r365, %r1185;
	add.s32 	%r408, %r366, %r1185;
	add.s32 	%r409, %r408, %r406;
	add.s32 	%r410, %r407, %r405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r409, 7;
	shr.b32 	%rhs, %r409, 25;
	add.u32 	%r411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 7;
	shr.b32 	%rhs, %r410, 25;
	add.u32 	%r412, %lhs, %rhs;
	}
	add.s32 	%r413, %r412, %r399;
	add.s32 	%r414, %r411, %r400;
	xor.b32  	%r415, %r399, %r387;
	xor.b32  	%r416, %r400, %r388;
	and.b32  	%r417, %r414, %r416;
	and.b32  	%r418, %r413, %r415;
	xor.b32  	%r419, %r387, %r418;
	xor.b32  	%r420, %r388, %r417;
	add.s32 	%r421, %r375, %r1186;
	add.s32 	%r422, %r376, %r1186;
	add.s32 	%r423, %r422, %r420;
	add.s32 	%r424, %r421, %r419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 12;
	shr.b32 	%rhs, %r423, 20;
	add.u32 	%r425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 12;
	shr.b32 	%rhs, %r424, 20;
	add.u32 	%r426, %lhs, %rhs;
	}
	add.s32 	%r427, %r426, %r413;
	add.s32 	%r428, %r425, %r414;
	xor.b32  	%r429, %r413, %r399;
	xor.b32  	%r430, %r414, %r400;
	and.b32  	%r431, %r428, %r430;
	and.b32  	%r432, %r427, %r429;
	xor.b32  	%r433, %r399, %r432;
	xor.b32  	%r434, %r400, %r431;
	add.s32 	%r435, %r387, %r1187;
	add.s32 	%r436, %r388, %r1187;
	add.s32 	%r437, %r436, %r434;
	add.s32 	%r438, %r435, %r433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 17;
	shr.b32 	%rhs, %r437, 15;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 17;
	shr.b32 	%rhs, %r438, 15;
	add.u32 	%r440, %lhs, %rhs;
	}
	add.s32 	%r441, %r440, %r427;
	add.s32 	%r442, %r439, %r428;
	xor.b32  	%r443, %r427, %r413;
	xor.b32  	%r444, %r428, %r414;
	and.b32  	%r445, %r442, %r444;
	and.b32  	%r446, %r441, %r443;
	xor.b32  	%r447, %r413, %r446;
	xor.b32  	%r448, %r414, %r445;
	add.s32 	%r449, %r399, %r1188;
	add.s32 	%r450, %r400, %r1188;
	add.s32 	%r451, %r450, %r448;
	add.s32 	%r452, %r449, %r447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r451, 22;
	shr.b32 	%rhs, %r451, 10;
	add.u32 	%r453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 22;
	shr.b32 	%rhs, %r452, 10;
	add.u32 	%r454, %lhs, %rhs;
	}
	add.s32 	%r455, %r454, %r441;
	add.s32 	%r456, %r453, %r442;
	xor.b32  	%r457, %r441, %r427;
	xor.b32  	%r458, %r442, %r428;
	and.b32  	%r459, %r456, %r458;
	and.b32  	%r460, %r455, %r457;
	xor.b32  	%r461, %r427, %r460;
	xor.b32  	%r462, %r428, %r459;
	add.s32 	%r463, %r413, %r1189;
	add.s32 	%r464, %r414, %r1189;
	add.s32 	%r465, %r464, %r462;
	add.s32 	%r466, %r463, %r461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 7;
	shr.b32 	%rhs, %r465, 25;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 7;
	shr.b32 	%rhs, %r466, 25;
	add.u32 	%r468, %lhs, %rhs;
	}
	add.s32 	%r469, %r468, %r455;
	add.s32 	%r470, %r467, %r456;
	xor.b32  	%r471, %r455, %r441;
	xor.b32  	%r472, %r456, %r442;
	and.b32  	%r473, %r470, %r472;
	and.b32  	%r474, %r469, %r471;
	xor.b32  	%r475, %r441, %r474;
	xor.b32  	%r476, %r442, %r473;
	add.s32 	%r477, %r427, %r1190;
	add.s32 	%r478, %r428, %r1190;
	add.s32 	%r479, %r478, %r476;
	add.s32 	%r480, %r477, %r475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r479, 12;
	shr.b32 	%rhs, %r479, 20;
	add.u32 	%r481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 12;
	shr.b32 	%rhs, %r480, 20;
	add.u32 	%r482, %lhs, %rhs;
	}
	add.s32 	%r483, %r482, %r469;
	add.s32 	%r484, %r481, %r470;
	xor.b32  	%r485, %r469, %r455;
	xor.b32  	%r486, %r470, %r456;
	and.b32  	%r487, %r484, %r486;
	and.b32  	%r488, %r483, %r485;
	xor.b32  	%r489, %r455, %r488;
	xor.b32  	%r490, %r456, %r487;
	add.s32 	%r491, %r441, %r1191;
	add.s32 	%r492, %r442, %r1191;
	add.s32 	%r493, %r492, %r490;
	add.s32 	%r494, %r491, %r489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 17;
	shr.b32 	%rhs, %r493, 15;
	add.u32 	%r495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 17;
	shr.b32 	%rhs, %r494, 15;
	add.u32 	%r496, %lhs, %rhs;
	}
	add.s32 	%r497, %r496, %r483;
	add.s32 	%r498, %r495, %r484;
	xor.b32  	%r499, %r483, %r469;
	xor.b32  	%r500, %r484, %r470;
	and.b32  	%r501, %r498, %r500;
	and.b32  	%r502, %r497, %r499;
	xor.b32  	%r503, %r469, %r502;
	xor.b32  	%r504, %r470, %r501;
	add.s32 	%r505, %r455, %r1192;
	add.s32 	%r506, %r456, %r1192;
	add.s32 	%r507, %r506, %r504;
	add.s32 	%r508, %r505, %r503;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 22;
	shr.b32 	%rhs, %r507, 10;
	add.u32 	%r509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 22;
	shr.b32 	%rhs, %r508, 10;
	add.u32 	%r510, %lhs, %rhs;
	}
	add.s32 	%r511, %r510, %r497;
	add.s32 	%r512, %r509, %r498;
	xor.b32  	%r513, %r497, %r483;
	xor.b32  	%r514, %r498, %r484;
	and.b32  	%r515, %r512, %r514;
	and.b32  	%r516, %r511, %r513;
	xor.b32  	%r517, %r483, %r516;
	xor.b32  	%r518, %r484, %r515;
	add.s32 	%r519, %r469, %r1193;
	add.s32 	%r520, %r470, %r1193;
	add.s32 	%r521, %r520, %r518;
	add.s32 	%r522, %r519, %r517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r521, 7;
	shr.b32 	%rhs, %r521, 25;
	add.u32 	%r523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 7;
	shr.b32 	%rhs, %r522, 25;
	add.u32 	%r524, %lhs, %rhs;
	}
	add.s32 	%r525, %r524, %r511;
	add.s32 	%r526, %r523, %r512;
	xor.b32  	%r527, %r511, %r497;
	xor.b32  	%r528, %r512, %r498;
	and.b32  	%r529, %r526, %r528;
	and.b32  	%r530, %r525, %r527;
	xor.b32  	%r531, %r497, %r530;
	xor.b32  	%r532, %r498, %r529;
	add.s32 	%r533, %r483, %r1194;
	add.s32 	%r534, %r484, %r1194;
	add.s32 	%r535, %r534, %r532;
	add.s32 	%r536, %r533, %r531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 12;
	shr.b32 	%rhs, %r535, 20;
	add.u32 	%r537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 12;
	shr.b32 	%rhs, %r536, 20;
	add.u32 	%r538, %lhs, %rhs;
	}
	add.s32 	%r539, %r538, %r525;
	add.s32 	%r540, %r537, %r526;
	xor.b32  	%r541, %r525, %r511;
	xor.b32  	%r542, %r526, %r512;
	and.b32  	%r543, %r540, %r542;
	and.b32  	%r544, %r539, %r541;
	xor.b32  	%r545, %r511, %r544;
	xor.b32  	%r546, %r512, %r543;
	add.s32 	%r547, %r497, %r1195;
	add.s32 	%r548, %r498, %r1195;
	add.s32 	%r549, %r548, %r546;
	add.s32 	%r550, %r547, %r545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 17;
	shr.b32 	%rhs, %r549, 15;
	add.u32 	%r551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 17;
	shr.b32 	%rhs, %r550, 15;
	add.u32 	%r552, %lhs, %rhs;
	}
	add.s32 	%r553, %r552, %r539;
	add.s32 	%r554, %r551, %r540;
	xor.b32  	%r555, %r539, %r525;
	xor.b32  	%r556, %r540, %r526;
	and.b32  	%r557, %r554, %r556;
	and.b32  	%r558, %r553, %r555;
	xor.b32  	%r559, %r525, %r558;
	xor.b32  	%r560, %r526, %r557;
	add.s32 	%r561, %r511, %r1196;
	add.s32 	%r562, %r512, %r1196;
	add.s32 	%r563, %r562, %r560;
	add.s32 	%r564, %r561, %r559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 22;
	shr.b32 	%rhs, %r564, 10;
	add.u32 	%r565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 22;
	shr.b32 	%rhs, %r563, 10;
	add.u32 	%r566, %lhs, %rhs;
	}
	add.s32 	%r567, %r566, %r554;
	add.s32 	%r568, %r565, %r553;
	xor.b32  	%r569, %r568, %r553;
	xor.b32  	%r570, %r567, %r554;
	and.b32  	%r571, %r540, %r570;
	and.b32  	%r572, %r539, %r569;
	xor.b32  	%r573, %r553, %r572;
	xor.b32  	%r574, %r554, %r571;
	add.s32 	%r575, %r525, %r1197;
	add.s32 	%r576, %r526, %r1197;
	add.s32 	%r577, %r576, %r574;
	add.s32 	%r578, %r575, %r573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 5;
	shr.b32 	%rhs, %r578, 27;
	add.u32 	%r579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 5;
	shr.b32 	%rhs, %r577, 27;
	add.u32 	%r580, %lhs, %rhs;
	}
	add.s32 	%r581, %r580, %r567;
	add.s32 	%r582, %r579, %r568;
	xor.b32  	%r583, %r582, %r568;
	xor.b32  	%r584, %r581, %r567;
	and.b32  	%r585, %r554, %r584;
	and.b32  	%r586, %r553, %r583;
	xor.b32  	%r587, %r568, %r586;
	xor.b32  	%r588, %r567, %r585;
	add.s32 	%r589, %r539, %r1198;
	add.s32 	%r590, %r540, %r1198;
	add.s32 	%r591, %r590, %r588;
	add.s32 	%r592, %r589, %r587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r592, 9;
	shr.b32 	%rhs, %r592, 23;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 9;
	shr.b32 	%rhs, %r591, 23;
	add.u32 	%r594, %lhs, %rhs;
	}
	add.s32 	%r595, %r594, %r581;
	add.s32 	%r596, %r593, %r582;
	xor.b32  	%r597, %r596, %r582;
	xor.b32  	%r598, %r595, %r581;
	and.b32  	%r599, %r567, %r598;
	and.b32  	%r600, %r568, %r597;
	xor.b32  	%r601, %r582, %r600;
	xor.b32  	%r602, %r581, %r599;
	add.s32 	%r603, %r553, %r1199;
	add.s32 	%r604, %r554, %r1199;
	add.s32 	%r605, %r604, %r602;
	add.s32 	%r606, %r603, %r601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 14;
	shr.b32 	%rhs, %r605, 18;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 14;
	shr.b32 	%rhs, %r606, 18;
	add.u32 	%r608, %lhs, %rhs;
	}
	add.s32 	%r609, %r608, %r596;
	add.s32 	%r610, %r607, %r595;
	add.s32 	%r611, %r567, %r158;
	add.s32 	%r612, %r568, %r159;
	xor.b32  	%r613, %r610, %r595;
	xor.b32  	%r614, %r609, %r596;
	and.b32  	%r615, %r582, %r614;
	and.b32  	%r616, %r581, %r613;
	xor.b32  	%r617, %r595, %r616;
	xor.b32  	%r618, %r596, %r615;
	add.s32 	%r619, %r612, %r618;
	add.s32 	%r620, %r611, %r617;
	add.s32 	%r621, %r620, -373897302;
	add.s32 	%r622, %r619, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r622, 20;
	shr.b32 	%rhs, %r622, 12;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 20;
	shr.b32 	%rhs, %r621, 12;
	add.u32 	%r624, %lhs, %rhs;
	}
	add.s32 	%r625, %r624, %r610;
	add.s32 	%r626, %r623, %r609;
	xor.b32  	%r627, %r626, %r609;
	xor.b32  	%r628, %r625, %r610;
	and.b32  	%r629, %r595, %r628;
	and.b32  	%r630, %r596, %r627;
	xor.b32  	%r631, %r609, %r630;
	xor.b32  	%r632, %r610, %r629;
	add.s32 	%r633, %r582, %r1200;
	add.s32 	%r634, %r581, %r1200;
	add.s32 	%r635, %r634, %r632;
	add.s32 	%r636, %r633, %r631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 5;
	shr.b32 	%rhs, %r636, 27;
	add.u32 	%r637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 5;
	shr.b32 	%rhs, %r635, 27;
	add.u32 	%r638, %lhs, %rhs;
	}
	add.s32 	%r639, %r638, %r625;
	add.s32 	%r640, %r637, %r626;
	xor.b32  	%r641, %r640, %r626;
	xor.b32  	%r642, %r639, %r625;
	and.b32  	%r643, %r610, %r642;
	and.b32  	%r644, %r609, %r641;
	xor.b32  	%r645, %r626, %r644;
	xor.b32  	%r646, %r625, %r643;
	add.s32 	%r647, %r596, %r1201;
	add.s32 	%r648, %r595, %r1201;
	add.s32 	%r649, %r648, %r646;
	add.s32 	%r650, %r647, %r645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 9;
	shr.b32 	%rhs, %r650, 23;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 9;
	shr.b32 	%rhs, %r649, 23;
	add.u32 	%r652, %lhs, %rhs;
	}
	add.s32 	%r653, %r652, %r639;
	add.s32 	%r654, %r651, %r640;
	xor.b32  	%r655, %r654, %r640;
	xor.b32  	%r656, %r653, %r639;
	and.b32  	%r657, %r625, %r656;
	and.b32  	%r658, %r626, %r655;
	xor.b32  	%r659, %r640, %r658;
	xor.b32  	%r660, %r639, %r657;
	add.s32 	%r661, %r609, %r1202;
	add.s32 	%r662, %r610, %r1202;
	add.s32 	%r663, %r662, %r660;
	add.s32 	%r664, %r661, %r659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 14;
	shr.b32 	%rhs, %r664, 18;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 14;
	shr.b32 	%rhs, %r663, 18;
	add.u32 	%r666, %lhs, %rhs;
	}
	add.s32 	%r667, %r666, %r653;
	add.s32 	%r668, %r665, %r654;
	xor.b32  	%r669, %r668, %r654;
	xor.b32  	%r670, %r667, %r653;
	and.b32  	%r671, %r639, %r670;
	and.b32  	%r672, %r640, %r669;
	xor.b32  	%r673, %r654, %r672;
	xor.b32  	%r674, %r653, %r671;
	add.s32 	%r675, %r626, %r1203;
	add.s32 	%r676, %r625, %r1203;
	add.s32 	%r677, %r676, %r674;
	add.s32 	%r678, %r675, %r673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 20;
	shr.b32 	%rhs, %r678, 12;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 20;
	shr.b32 	%rhs, %r677, 12;
	add.u32 	%r680, %lhs, %rhs;
	}
	add.s32 	%r681, %r680, %r667;
	add.s32 	%r682, %r679, %r668;
	xor.b32  	%r683, %r682, %r668;
	xor.b32  	%r684, %r681, %r667;
	and.b32  	%r685, %r653, %r684;
	and.b32  	%r686, %r654, %r683;
	xor.b32  	%r687, %r668, %r686;
	xor.b32  	%r688, %r667, %r685;
	add.s32 	%r689, %r640, %r1204;
	add.s32 	%r690, %r639, %r1204;
	add.s32 	%r691, %r690, %r688;
	add.s32 	%r692, %r689, %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 5;
	shr.b32 	%rhs, %r692, 27;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 5;
	shr.b32 	%rhs, %r691, 27;
	add.u32 	%r694, %lhs, %rhs;
	}
	add.s32 	%r695, %r694, %r681;
	add.s32 	%r696, %r693, %r682;
	xor.b32  	%r697, %r696, %r682;
	xor.b32  	%r698, %r695, %r681;
	and.b32  	%r699, %r667, %r698;
	and.b32  	%r700, %r668, %r697;
	xor.b32  	%r701, %r682, %r700;
	xor.b32  	%r702, %r681, %r699;
	add.s32 	%r703, %r654, %r1205;
	add.s32 	%r704, %r653, %r1205;
	add.s32 	%r705, %r704, %r702;
	add.s32 	%r706, %r703, %r701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 9;
	shr.b32 	%rhs, %r706, 23;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 9;
	shr.b32 	%rhs, %r705, 23;
	add.u32 	%r708, %lhs, %rhs;
	}
	add.s32 	%r709, %r708, %r695;
	add.s32 	%r710, %r707, %r696;
	xor.b32  	%r711, %r710, %r696;
	xor.b32  	%r712, %r709, %r695;
	and.b32  	%r713, %r681, %r712;
	and.b32  	%r714, %r682, %r711;
	xor.b32  	%r715, %r696, %r714;
	xor.b32  	%r716, %r695, %r713;
	add.s32 	%r717, %r668, %r1206;
	add.s32 	%r718, %r667, %r1206;
	add.s32 	%r719, %r718, %r716;
	add.s32 	%r720, %r717, %r715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 14;
	shr.b32 	%rhs, %r720, 18;
	add.u32 	%r721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 14;
	shr.b32 	%rhs, %r719, 18;
	add.u32 	%r722, %lhs, %rhs;
	}
	add.s32 	%r723, %r722, %r709;
	add.s32 	%r724, %r721, %r710;
	xor.b32  	%r725, %r724, %r710;
	xor.b32  	%r726, %r723, %r709;
	and.b32  	%r727, %r695, %r726;
	and.b32  	%r728, %r696, %r725;
	xor.b32  	%r729, %r710, %r728;
	xor.b32  	%r730, %r709, %r727;
	add.s32 	%r731, %r682, %r1207;
	add.s32 	%r732, %r681, %r1207;
	add.s32 	%r733, %r732, %r730;
	add.s32 	%r734, %r731, %r729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 20;
	shr.b32 	%rhs, %r734, 12;
	add.u32 	%r735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r733, 20;
	shr.b32 	%rhs, %r733, 12;
	add.u32 	%r736, %lhs, %rhs;
	}
	add.s32 	%r737, %r736, %r723;
	add.s32 	%r738, %r735, %r724;
	xor.b32  	%r739, %r738, %r724;
	xor.b32  	%r740, %r737, %r723;
	and.b32  	%r741, %r709, %r740;
	and.b32  	%r742, %r710, %r739;
	xor.b32  	%r743, %r724, %r742;
	xor.b32  	%r744, %r723, %r741;
	add.s32 	%r745, %r696, %r1208;
	add.s32 	%r746, %r695, %r1208;
	add.s32 	%r747, %r746, %r744;
	add.s32 	%r748, %r745, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 5;
	shr.b32 	%rhs, %r748, 27;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 5;
	shr.b32 	%rhs, %r747, 27;
	add.u32 	%r750, %lhs, %rhs;
	}
	add.s32 	%r751, %r750, %r737;
	add.s32 	%r752, %r749, %r738;
	xor.b32  	%r753, %r752, %r738;
	xor.b32  	%r754, %r751, %r737;
	and.b32  	%r755, %r723, %r754;
	and.b32  	%r756, %r724, %r753;
	xor.b32  	%r757, %r738, %r756;
	xor.b32  	%r758, %r737, %r755;
	add.s32 	%r759, %r710, %r1209;
	add.s32 	%r760, %r709, %r1209;
	add.s32 	%r761, %r760, %r758;
	add.s32 	%r762, %r759, %r757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 9;
	shr.b32 	%rhs, %r762, 23;
	add.u32 	%r763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r761, 9;
	shr.b32 	%rhs, %r761, 23;
	add.u32 	%r764, %lhs, %rhs;
	}
	add.s32 	%r765, %r764, %r751;
	add.s32 	%r766, %r763, %r752;
	xor.b32  	%r767, %r766, %r752;
	xor.b32  	%r768, %r765, %r751;
	and.b32  	%r769, %r737, %r768;
	and.b32  	%r770, %r738, %r767;
	xor.b32  	%r771, %r752, %r770;
	xor.b32  	%r772, %r751, %r769;
	add.s32 	%r773, %r724, %r1210;
	add.s32 	%r774, %r723, %r1210;
	add.s32 	%r775, %r774, %r772;
	add.s32 	%r776, %r773, %r771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 14;
	shr.b32 	%rhs, %r776, 18;
	add.u32 	%r777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 14;
	shr.b32 	%rhs, %r775, 18;
	add.u32 	%r778, %lhs, %rhs;
	}
	add.s32 	%r779, %r778, %r765;
	add.s32 	%r780, %r777, %r766;
	xor.b32  	%r781, %r780, %r766;
	xor.b32  	%r782, %r779, %r765;
	and.b32  	%r783, %r751, %r782;
	and.b32  	%r784, %r752, %r781;
	xor.b32  	%r785, %r766, %r784;
	xor.b32  	%r786, %r765, %r783;
	add.s32 	%r787, %r738, %r1211;
	add.s32 	%r788, %r737, %r1211;
	add.s32 	%r789, %r788, %r786;
	add.s32 	%r790, %r787, %r785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r789, 20;
	shr.b32 	%rhs, %r789, 12;
	add.u32 	%r791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 20;
	shr.b32 	%rhs, %r790, 12;
	add.u32 	%r792, %lhs, %rhs;
	}
	add.s32 	%r793, %r792, %r780;
	add.s32 	%r794, %r791, %r779;
	xor.b32  	%r795, %r794, %r779;
	xor.b32  	%r796, %r793, %r780;
	xor.b32  	%r797, %r796, %r766;
	xor.b32  	%r798, %r795, %r765;
	add.s32 	%r799, %r752, %r1212;
	add.s32 	%r800, %r751, %r1212;
	add.s32 	%r801, %r800, %r798;
	add.s32 	%r802, %r799, %r797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 4;
	shr.b32 	%rhs, %r802, 28;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 4;
	shr.b32 	%rhs, %r801, 28;
	add.u32 	%r804, %lhs, %rhs;
	}
	add.s32 	%r805, %r804, %r794;
	add.s32 	%r806, %r803, %r793;
	xor.b32  	%r807, %r806, %r796;
	xor.b32  	%r808, %r805, %r795;
	add.s32 	%r809, %r766, %r1213;
	add.s32 	%r810, %r765, %r1213;
	add.s32 	%r811, %r810, %r808;
	add.s32 	%r812, %r809, %r807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r811, 11;
	shr.b32 	%rhs, %r811, 21;
	add.u32 	%r813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r812, 11;
	shr.b32 	%rhs, %r812, 21;
	add.u32 	%r814, %lhs, %rhs;
	}
	add.s32 	%r815, %r814, %r806;
	add.s32 	%r816, %r813, %r805;
	xor.b32  	%r817, %r816, %r805;
	xor.b32  	%r818, %r815, %r806;
	xor.b32  	%r819, %r818, %r793;
	xor.b32  	%r820, %r817, %r794;
	add.s32 	%r821, %r780, %r1214;
	add.s32 	%r822, %r779, %r1214;
	add.s32 	%r823, %r822, %r820;
	add.s32 	%r824, %r821, %r819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 16;
	shr.b32 	%rhs, %r824, 16;
	add.u32 	%r825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 16;
	shr.b32 	%rhs, %r823, 16;
	add.u32 	%r826, %lhs, %rhs;
	}
	add.s32 	%r827, %r826, %r816;
	add.s32 	%r828, %r825, %r815;
	xor.b32  	%r829, %r828, %r818;
	xor.b32  	%r830, %r827, %r817;
	add.s32 	%r831, %r793, %r1215;
	add.s32 	%r832, %r794, %r1215;
	add.s32 	%r833, %r832, %r830;
	add.s32 	%r834, %r831, %r829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 23;
	shr.b32 	%rhs, %r833, 9;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 23;
	shr.b32 	%rhs, %r834, 9;
	add.u32 	%r836, %lhs, %rhs;
	}
	add.s32 	%r837, %r836, %r828;
	add.s32 	%r838, %r835, %r827;
	xor.b32  	%r839, %r838, %r827;
	xor.b32  	%r840, %r837, %r828;
	xor.b32  	%r841, %r840, %r815;
	xor.b32  	%r842, %r839, %r816;
	add.s32 	%r843, %r806, %r1216;
	add.s32 	%r844, %r805, %r1216;
	add.s32 	%r845, %r844, %r842;
	add.s32 	%r846, %r843, %r841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 4;
	shr.b32 	%rhs, %r846, 28;
	add.u32 	%r847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r845, 4;
	shr.b32 	%rhs, %r845, 28;
	add.u32 	%r848, %lhs, %rhs;
	}
	add.s32 	%r849, %r848, %r838;
	add.s32 	%r850, %r847, %r837;
	xor.b32  	%r851, %r850, %r840;
	xor.b32  	%r852, %r849, %r839;
	add.s32 	%r853, %r815, %r1217;
	add.s32 	%r854, %r816, %r1217;
	add.s32 	%r855, %r854, %r852;
	add.s32 	%r856, %r853, %r851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 11;
	shr.b32 	%rhs, %r855, 21;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 11;
	shr.b32 	%rhs, %r856, 21;
	add.u32 	%r858, %lhs, %rhs;
	}
	add.s32 	%r859, %r858, %r850;
	add.s32 	%r860, %r857, %r849;
	xor.b32  	%r861, %r860, %r849;
	xor.b32  	%r862, %r859, %r850;
	xor.b32  	%r863, %r862, %r837;
	xor.b32  	%r864, %r861, %r838;
	add.s32 	%r865, %r828, %r1218;
	add.s32 	%r866, %r827, %r1218;
	add.s32 	%r867, %r866, %r864;
	add.s32 	%r868, %r865, %r863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r868, 16;
	shr.b32 	%rhs, %r868, 16;
	add.u32 	%r869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r867, 16;
	shr.b32 	%rhs, %r867, 16;
	add.u32 	%r870, %lhs, %rhs;
	}
	add.s32 	%r871, %r870, %r860;
	add.s32 	%r872, %r869, %r859;
	xor.b32  	%r873, %r872, %r862;
	xor.b32  	%r874, %r871, %r861;
	add.s32 	%r875, %r837, %r1219;
	add.s32 	%r876, %r838, %r1219;
	add.s32 	%r877, %r876, %r874;
	add.s32 	%r878, %r875, %r873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r877, 23;
	shr.b32 	%rhs, %r877, 9;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 23;
	shr.b32 	%rhs, %r878, 9;
	add.u32 	%r880, %lhs, %rhs;
	}
	add.s32 	%r163, %r880, %r872;
	add.s32 	%r162, %r879, %r871;
	xor.b32  	%r881, %r162, %r871;
	xor.b32  	%r882, %r163, %r872;
	xor.b32  	%r883, %r882, %r859;
	xor.b32  	%r884, %r881, %r860;
	add.s32 	%r885, %r850, %r1220;
	add.s32 	%r886, %r849, %r1220;
	add.s32 	%r887, %r886, %r884;
	add.s32 	%r888, %r885, %r883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 4;
	shr.b32 	%rhs, %r887, 28;
	add.u32 	%r889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 4;
	shr.b32 	%rhs, %r888, 28;
	add.u32 	%r890, %lhs, %rhs;
	}
	add.s32 	%r165, %r890, %r163;
	add.s32 	%r164, %r889, %r162;
	add.s32 	%r891, %r860, %r158;
	add.s32 	%r892, %r859, %r159;
	xor.b32  	%r893, %r164, %r881;
	xor.b32  	%r894, %r165, %r882;
	add.s32 	%r895, %r892, %r894;
	add.s32 	%r896, %r891, %r893;
	add.s32 	%r897, %r896, -358537222;
	add.s32 	%r898, %r895, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r897, 11;
	shr.b32 	%rhs, %r897, 21;
	add.u32 	%r899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 11;
	shr.b32 	%rhs, %r898, 21;
	add.u32 	%r900, %lhs, %rhs;
	}
	add.s32 	%r167, %r900, %r165;
	add.s32 	%r166, %r899, %r164;
	xor.b32  	%r168, %r166, %r164;
	xor.b32  	%r169, %r167, %r165;
	xor.b32  	%r901, %r169, %r163;
	xor.b32  	%r902, %r168, %r162;
	add.s32 	%r903, %r872, %r1221;
	add.s32 	%r904, %r871, %r1221;
	add.s32 	%r905, %r904, %r902;
	add.s32 	%r906, %r903, %r901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 16;
	shr.b32 	%rhs, %r905, 16;
	add.u32 	%r907, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 16;
	shr.b32 	%rhs, %r906, 16;
	add.u32 	%r908, %lhs, %rhs;
	}
	add.s32 	%r171, %r908, %r167;
	add.s32 	%r170, %r907, %r166;
	setp.eq.s32	%p3, %r160, %r170;
	@%p3 bra 	BB8_5;

	setp.ne.s32	%p4, %r161, %r171;
	@%p4 bra 	BB8_16;

BB8_5:
	add.s32 	%r1224, %r17, -421815835;
	add.s32 	%r1223, %r6, -640364487;
	add.s32 	%r1222, %r11, 76029189;
	xor.b32  	%r909, %r171, %r169;
	xor.b32  	%r910, %r170, %r168;
	add.s32 	%r911, %r163, %r1222;
	add.s32 	%r912, %r162, %r1222;
	add.s32 	%r913, %r912, %r910;
	add.s32 	%r914, %r911, %r909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 23;
	shr.b32 	%rhs, %r913, 9;
	add.u32 	%r915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 23;
	shr.b32 	%rhs, %r914, 9;
	add.u32 	%r916, %lhs, %rhs;
	}
	add.s32 	%r173, %r916, %r171;
	add.s32 	%r172, %r915, %r170;
	xor.b32  	%r917, %r172, %r170;
	xor.b32  	%r918, %r173, %r171;
	xor.b32  	%r919, %r918, %r167;
	xor.b32  	%r920, %r917, %r166;
	add.s32 	%r921, %r165, %r1223;
	add.s32 	%r922, %r164, %r1223;
	add.s32 	%r923, %r922, %r920;
	add.s32 	%r924, %r921, %r919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 4;
	shr.b32 	%rhs, %r924, 28;
	add.u32 	%r925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 4;
	shr.b32 	%rhs, %r923, 28;
	add.u32 	%r926, %lhs, %rhs;
	}
	add.s32 	%r174, %r926, %r172;
	add.s32 	%r175, %r925, %r173;
	xor.b32  	%r927, %r175, %r918;
	xor.b32  	%r928, %r174, %r917;
	add.s32 	%r929, %r167, %r1224;
	add.s32 	%r930, %r166, %r1224;
	add.s32 	%r931, %r930, %r928;
	add.s32 	%r932, %r929, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 11;
	shr.b32 	%rhs, %r931, 21;
	add.u32 	%r933, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r932, 11;
	shr.b32 	%rhs, %r932, 21;
	add.u32 	%r934, %lhs, %rhs;
	}
	add.s32 	%r177, %r934, %r175;
	add.s32 	%r176, %r933, %r174;
	setp.ne.s32	%p5, %r23, %r176;
	setp.ne.s32	%p6, %r23, %r177;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB8_16;

	add.s32 	%r1241, %r6, -343485551;
	add.s32 	%r1240, %r7, 718787259;
	add.s32 	%r1239, %r8, -1120210379;
	add.s32 	%r1238, %r9, -145523070;
	add.s32 	%r1237, %r10, 1309151649;
	add.s32 	%r1236, %r11, -1560198380;
	add.s32 	%r1235, %r12, -30611744;
	add.s32 	%r1234, %r13, 1873313359;
	add.s32 	%r1233, %r14, -2054922799;
	add.s32 	%r1232, %r15, -1051523;
	add.s32 	%r1231, %r16, -1894986606;
	add.s32 	%r1230, %r17, 1700485571;
	add.s32 	%r1229, %r18, -57434055;
	add.s32 	%r1228, %r20, -1416354905;
	add.s32 	%r1227, %r22, 1126891415;
	add.s32 	%r1226, %r7, -995338651;
	add.s32 	%r1225, %r12, 530742520;
	xor.b32  	%r935, %r176, %r174;
	xor.b32  	%r936, %r177, %r175;
	xor.b32  	%r937, %r936, %r173;
	xor.b32  	%r938, %r935, %r172;
	add.s32 	%r939, %r171, %r1225;
	add.s32 	%r940, %r170, %r1225;
	add.s32 	%r941, %r940, %r938;
	add.s32 	%r942, %r939, %r937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 16;
	shr.b32 	%rhs, %r942, 16;
	add.u32 	%r943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 16;
	shr.b32 	%rhs, %r941, 16;
	add.u32 	%r944, %lhs, %rhs;
	}
	add.s32 	%r945, %r944, %r176;
	add.s32 	%r946, %r943, %r177;
	xor.b32  	%r947, %r946, %r936;
	xor.b32  	%r948, %r945, %r935;
	add.s32 	%r949, %r173, %r1226;
	add.s32 	%r950, %r172, %r1226;
	add.s32 	%r951, %r950, %r948;
	add.s32 	%r952, %r949, %r947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r952, 23;
	shr.b32 	%rhs, %r952, 9;
	add.u32 	%r953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r951, 23;
	shr.b32 	%rhs, %r951, 9;
	add.u32 	%r954, %lhs, %rhs;
	}
	add.s32 	%r955, %r954, %r945;
	add.s32 	%r956, %r953, %r946;
	not.b32 	%r957, %r176;
	not.b32 	%r958, %r177;
	or.b32  	%r959, %r956, %r958;
	or.b32  	%r960, %r955, %r957;
	xor.b32  	%r961, %r945, %r960;
	xor.b32  	%r962, %r946, %r959;
	add.s32 	%r963, %r174, %r158;
	add.s32 	%r964, %r175, %r159;
	add.s32 	%r965, %r964, %r962;
	add.s32 	%r966, %r963, %r961;
	add.s32 	%r967, %r966, -198630844;
	add.s32 	%r968, %r965, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r967, 6;
	shr.b32 	%rhs, %r967, 26;
	add.u32 	%r969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 6;
	shr.b32 	%rhs, %r968, 26;
	add.u32 	%r970, %lhs, %rhs;
	}
	add.s32 	%r971, %r970, %r956;
	add.s32 	%r972, %r969, %r955;
	not.b32 	%r973, %r946;
	not.b32 	%r974, %r945;
	or.b32  	%r975, %r972, %r974;
	or.b32  	%r976, %r971, %r973;
	xor.b32  	%r977, %r956, %r976;
	xor.b32  	%r978, %r955, %r975;
	add.s32 	%r979, %r177, %r1227;
	add.s32 	%r980, %r176, %r1227;
	add.s32 	%r981, %r980, %r978;
	add.s32 	%r982, %r979, %r977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 10;
	shr.b32 	%rhs, %r981, 22;
	add.u32 	%r983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 10;
	shr.b32 	%rhs, %r982, 22;
	add.u32 	%r984, %lhs, %rhs;
	}
	add.s32 	%r985, %r984, %r971;
	add.s32 	%r986, %r983, %r972;
	not.b32 	%r987, %r956;
	not.b32 	%r988, %r955;
	or.b32  	%r989, %r986, %r988;
	or.b32  	%r990, %r985, %r987;
	xor.b32  	%r991, %r971, %r990;
	xor.b32  	%r992, %r972, %r989;
	add.s32 	%r993, %r946, %r1228;
	add.s32 	%r994, %r945, %r1228;
	add.s32 	%r995, %r994, %r992;
	add.s32 	%r996, %r993, %r991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r995, 15;
	shr.b32 	%rhs, %r995, 17;
	add.u32 	%r997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 15;
	shr.b32 	%rhs, %r996, 17;
	add.u32 	%r998, %lhs, %rhs;
	}
	add.s32 	%r999, %r998, %r985;
	add.s32 	%r1000, %r997, %r986;
	not.b32 	%r1001, %r971;
	not.b32 	%r1002, %r972;
	or.b32  	%r1003, %r1000, %r1002;
	or.b32  	%r1004, %r999, %r1001;
	xor.b32  	%r1005, %r985, %r1004;
	xor.b32  	%r1006, %r986, %r1003;
	add.s32 	%r1007, %r956, %r1229;
	add.s32 	%r1008, %r955, %r1229;
	add.s32 	%r1009, %r1008, %r1006;
	add.s32 	%r1010, %r1007, %r1005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 21;
	shr.b32 	%rhs, %r1009, 11;
	add.u32 	%r1011, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 21;
	shr.b32 	%rhs, %r1010, 11;
	add.u32 	%r1012, %lhs, %rhs;
	}
	add.s32 	%r1013, %r1012, %r999;
	add.s32 	%r1014, %r1011, %r1000;
	not.b32 	%r1015, %r985;
	not.b32 	%r1016, %r986;
	or.b32  	%r1017, %r1014, %r1016;
	or.b32  	%r1018, %r1013, %r1015;
	xor.b32  	%r1019, %r999, %r1018;
	xor.b32  	%r1020, %r1000, %r1017;
	add.s32 	%r1021, %r971, %r1230;
	add.s32 	%r1022, %r972, %r1230;
	add.s32 	%r1023, %r1022, %r1020;
	add.s32 	%r1024, %r1021, %r1019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 6;
	shr.b32 	%rhs, %r1023, 26;
	add.u32 	%r1025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 6;
	shr.b32 	%rhs, %r1024, 26;
	add.u32 	%r1026, %lhs, %rhs;
	}
	add.s32 	%r1027, %r1026, %r1013;
	add.s32 	%r1028, %r1025, %r1014;
	not.b32 	%r1029, %r999;
	not.b32 	%r1030, %r1000;
	or.b32  	%r1031, %r1028, %r1030;
	or.b32  	%r1032, %r1027, %r1029;
	xor.b32  	%r1033, %r1013, %r1032;
	xor.b32  	%r1034, %r1014, %r1031;
	add.s32 	%r1035, %r985, %r1231;
	add.s32 	%r1036, %r986, %r1231;
	add.s32 	%r1037, %r1036, %r1034;
	add.s32 	%r1038, %r1035, %r1033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 10;
	shr.b32 	%rhs, %r1037, 22;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1038, 10;
	shr.b32 	%rhs, %r1038, 22;
	add.u32 	%r1040, %lhs, %rhs;
	}
	add.s32 	%r1041, %r1040, %r1027;
	add.s32 	%r1042, %r1039, %r1028;
	not.b32 	%r1043, %r1013;
	not.b32 	%r1044, %r1014;
	or.b32  	%r1045, %r1042, %r1044;
	or.b32  	%r1046, %r1041, %r1043;
	xor.b32  	%r1047, %r1027, %r1046;
	xor.b32  	%r1048, %r1028, %r1045;
	add.s32 	%r1049, %r999, %r1232;
	add.s32 	%r1050, %r1000, %r1232;
	add.s32 	%r1051, %r1050, %r1048;
	add.s32 	%r1052, %r1049, %r1047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1051, 15;
	shr.b32 	%rhs, %r1051, 17;
	add.u32 	%r1053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 15;
	shr.b32 	%rhs, %r1052, 17;
	add.u32 	%r1054, %lhs, %rhs;
	}
	add.s32 	%r1055, %r1054, %r1041;
	add.s32 	%r1056, %r1053, %r1042;
	not.b32 	%r1057, %r1027;
	not.b32 	%r1058, %r1028;
	or.b32  	%r1059, %r1056, %r1058;
	or.b32  	%r1060, %r1055, %r1057;
	xor.b32  	%r1061, %r1041, %r1060;
	xor.b32  	%r1062, %r1042, %r1059;
	add.s32 	%r1063, %r1013, %r1233;
	add.s32 	%r1064, %r1014, %r1233;
	add.s32 	%r1065, %r1064, %r1062;
	add.s32 	%r1066, %r1063, %r1061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 21;
	shr.b32 	%rhs, %r1065, 11;
	add.u32 	%r1067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 21;
	shr.b32 	%rhs, %r1066, 11;
	add.u32 	%r1068, %lhs, %rhs;
	}
	add.s32 	%r1069, %r1068, %r1055;
	add.s32 	%r1070, %r1067, %r1056;
	not.b32 	%r1071, %r1041;
	not.b32 	%r1072, %r1042;
	or.b32  	%r1073, %r1070, %r1072;
	or.b32  	%r1074, %r1069, %r1071;
	xor.b32  	%r1075, %r1055, %r1074;
	xor.b32  	%r1076, %r1056, %r1073;
	add.s32 	%r1077, %r1027, %r1234;
	add.s32 	%r1078, %r1028, %r1234;
	add.s32 	%r1079, %r1078, %r1076;
	add.s32 	%r1080, %r1077, %r1075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 6;
	shr.b32 	%rhs, %r1079, 26;
	add.u32 	%r1081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 6;
	shr.b32 	%rhs, %r1080, 26;
	add.u32 	%r1082, %lhs, %rhs;
	}
	add.s32 	%r1083, %r1082, %r1069;
	add.s32 	%r1084, %r1081, %r1070;
	not.b32 	%r1085, %r1055;
	not.b32 	%r1086, %r1056;
	or.b32  	%r1087, %r1084, %r1086;
	or.b32  	%r1088, %r1083, %r1085;
	xor.b32  	%r1089, %r1069, %r1088;
	xor.b32  	%r1090, %r1070, %r1087;
	add.s32 	%r1091, %r1041, %r1235;
	add.s32 	%r1092, %r1042, %r1235;
	add.s32 	%r1093, %r1092, %r1090;
	add.s32 	%r1094, %r1091, %r1089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1093, 10;
	shr.b32 	%rhs, %r1093, 22;
	add.u32 	%r1095, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 10;
	shr.b32 	%rhs, %r1094, 22;
	add.u32 	%r1096, %lhs, %rhs;
	}
	add.s32 	%r1097, %r1096, %r1083;
	add.s32 	%r1098, %r1095, %r1084;
	not.b32 	%r1099, %r1069;
	not.b32 	%r1100, %r1070;
	or.b32  	%r1101, %r1098, %r1100;
	or.b32  	%r1102, %r1097, %r1099;
	xor.b32  	%r1103, %r1083, %r1102;
	xor.b32  	%r1104, %r1084, %r1101;
	add.s32 	%r1105, %r1055, %r1236;
	add.s32 	%r1106, %r1056, %r1236;
	add.s32 	%r1107, %r1106, %r1104;
	add.s32 	%r1108, %r1105, %r1103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1107, 15;
	shr.b32 	%rhs, %r1107, 17;
	add.u32 	%r1109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1108, 15;
	shr.b32 	%rhs, %r1108, 17;
	add.u32 	%r1110, %lhs, %rhs;
	}
	add.s32 	%r1111, %r1110, %r1097;
	add.s32 	%r1112, %r1109, %r1098;
	not.b32 	%r1113, %r1083;
	not.b32 	%r1114, %r1084;
	or.b32  	%r1115, %r1112, %r1114;
	or.b32  	%r1116, %r1111, %r1113;
	xor.b32  	%r1117, %r1097, %r1116;
	xor.b32  	%r1118, %r1098, %r1115;
	add.s32 	%r1119, %r1069, %r1237;
	add.s32 	%r1120, %r1070, %r1237;
	add.s32 	%r1121, %r1120, %r1118;
	add.s32 	%r1122, %r1119, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 21;
	shr.b32 	%rhs, %r1121, 11;
	add.u32 	%r1123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 21;
	shr.b32 	%rhs, %r1122, 11;
	add.u32 	%r1124, %lhs, %rhs;
	}
	add.s32 	%r1125, %r1124, %r1111;
	add.s32 	%r1126, %r1123, %r1112;
	not.b32 	%r1127, %r1097;
	not.b32 	%r1128, %r1098;
	or.b32  	%r1129, %r1126, %r1128;
	or.b32  	%r1130, %r1125, %r1127;
	xor.b32  	%r1131, %r1111, %r1130;
	xor.b32  	%r1132, %r1112, %r1129;
	add.s32 	%r1133, %r1083, %r1238;
	add.s32 	%r1134, %r1084, %r1238;
	add.s32 	%r1135, %r1134, %r1132;
	add.s32 	%r1136, %r1133, %r1131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 6;
	shr.b32 	%rhs, %r1135, 26;
	add.u32 	%r1137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 6;
	shr.b32 	%rhs, %r1136, 26;
	add.u32 	%r1138, %lhs, %rhs;
	}
	add.s32 	%r179, %r1138, %r1125;
	add.s32 	%r178, %r1137, %r1126;
	not.b32 	%r1139, %r1111;
	not.b32 	%r1140, %r1112;
	or.b32  	%r1141, %r178, %r1140;
	or.b32  	%r1142, %r179, %r1139;
	xor.b32  	%r1143, %r1125, %r1142;
	xor.b32  	%r1144, %r1126, %r1141;
	add.s32 	%r1145, %r1097, %r1239;
	add.s32 	%r1146, %r1098, %r1239;
	add.s32 	%r1147, %r1146, %r1144;
	add.s32 	%r1148, %r1145, %r1143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1147, 10;
	shr.b32 	%rhs, %r1147, 22;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1148, 10;
	shr.b32 	%rhs, %r1148, 22;
	add.u32 	%r1150, %lhs, %rhs;
	}
	add.s32 	%r181, %r1150, %r179;
	add.s32 	%r180, %r1149, %r178;
	not.b32 	%r1151, %r1125;
	not.b32 	%r1152, %r1126;
	or.b32  	%r1153, %r180, %r1152;
	or.b32  	%r1154, %r181, %r1151;
	xor.b32  	%r1155, %r179, %r1154;
	xor.b32  	%r1156, %r178, %r1153;
	add.s32 	%r1157, %r1111, %r1240;
	add.s32 	%r1158, %r1112, %r1240;
	add.s32 	%r1159, %r1158, %r1156;
	add.s32 	%r1160, %r1157, %r1155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 15;
	shr.b32 	%rhs, %r1159, 17;
	add.u32 	%r1161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1160, 15;
	shr.b32 	%rhs, %r1160, 17;
	add.u32 	%r1162, %lhs, %rhs;
	}
	add.s32 	%r183, %r1162, %r181;
	add.s32 	%r182, %r1161, %r180;
	not.b32 	%r1163, %r179;
	not.b32 	%r1164, %r178;
	or.b32  	%r1165, %r182, %r1164;
	or.b32  	%r1166, %r183, %r1163;
	xor.b32  	%r1167, %r181, %r1166;
	xor.b32  	%r1168, %r180, %r1165;
	add.s32 	%r1169, %r1125, %r1241;
	add.s32 	%r1170, %r1126, %r1241;
	add.s32 	%r1171, %r1170, %r1168;
	add.s32 	%r1172, %r1169, %r1167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1171, 21;
	shr.b32 	%rhs, %r1171, 11;
	add.u32 	%r1173, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 21;
	shr.b32 	%rhs, %r1172, 11;
	add.u32 	%r1174, %lhs, %rhs;
	}
	add.s32 	%r185, %r1174, %r183;
	add.s32 	%r184, %r1173, %r182;
	setp.ne.s32	%p8, %r178, %r4;
	setp.ne.s32	%p9, %r180, %r5;
	or.pred  	%p10, %p8, %p9;
	setp.ne.s32	%p11, %r182, %r3;
	or.pred  	%p12, %p10, %p11;
	setp.ne.s32	%p13, %r184, %r2;
	or.pred  	%p14, %p12, %p13;
	@%p14 bra 	BB8_11;

	mul.wide.u32 	%rd15, %r193, 4;
	add.s64 	%rd16, %rd7, %rd15;
	atom.global.add.u32 	%r1175, [%rd16], 1;
	setp.ne.s32	%p15, %r1175, 0;
	@%p15 bra 	BB8_11;

	atom.global.add.u32 	%r186, [%rd8], 1;
	setp.lt.u32	%p16, %r186, %r192;
	@%p16 bra 	BB8_10;
	bra.uni 	BB8_9;

BB8_10:
	mul.wide.u32 	%rd17, %r186, 24;
	mov.u32 	%r1177, 0;
	add.s64 	%rd18, %rd5, %rd17;
	st.global.v2.u32 	[%rd18+16], {%r1177, %r193};
	st.global.v2.u32 	[%rd18+8], {%r1242, %r190};
	st.global.u64 	[%rd18], %rd1;
	bra.uni 	BB8_11;

BB8_9:
	atom.global.add.u32 	%r1176, [%rd8], -1;

BB8_11:
	setp.eq.s32	%p17, %r179, %r4;
	setp.eq.s32	%p18, %r181, %r5;
	and.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r183, %r3;
	and.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r185, %r2;
	and.pred  	%p23, %p21, %p22;
	add.s32 	%r187, %r1242, 1;
	setp.lt.u32	%p24, %r187, %r191;
	and.pred  	%p25, %p23, %p24;
	@!%p25 bra 	BB8_16;
	bra.uni 	BB8_12;

BB8_12:
	mul.wide.u32 	%rd19, %r193, 4;
	add.s64 	%rd20, %rd7, %rd19;
	atom.global.add.u32 	%r1178, [%rd20], 1;
	setp.ne.s32	%p26, %r1178, 0;
	@%p26 bra 	BB8_16;

	atom.global.add.u32 	%r188, [%rd8], 1;
	setp.lt.u32	%p27, %r188, %r192;
	@%p27 bra 	BB8_15;
	bra.uni 	BB8_14;

BB8_15:
	mul.wide.u32 	%rd21, %r188, 24;
	mov.u32 	%r1180, 0;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.v2.u32 	[%rd22+16], {%r1180, %r193};
	add.s32 	%r1181, %r1242, 1;
	st.global.v2.u32 	[%rd22+8], {%r1181, %r190};
	st.global.u64 	[%rd22], %rd1;
	bra.uni 	BB8_16;

BB8_14:
	atom.global.add.u32 	%r1179, [%rd8], -1;

BB8_16:
	add.s32 	%r1242, %r1242, 2;
	setp.lt.u32	%p28, %r1242, %r191;
	@%p28 bra 	BB8_3;

BB8_17:
	ret;
}


  