
*** Running vivado
    with args -log Nanoprocessor1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nanoprocessor1.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nanoprocessor1.tcl -notrace
Command: synth_design -top Nanoprocessor1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 382.609 ; gain = 97.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:30]
INFO: [Synth 8-3491] module 'CLOCK' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/CLOCK.vhd:17' bound to instance 'Slow_Clock' of component 'CLOCK' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:157]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/CLOCK.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/CLOCK.vhd:22]
INFO: [Synth 8-3491] module 'ins_decoder' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:5' bound to instance 'Instruction_Decoder' of component 'ins_decoder' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ins_decoder' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:17]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:34' bound to instance 'D0' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ins_decoder' (3#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:17]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_4_bit.vhd:34' bound to instance 'Mux_Above_InstructionDecoder' of component 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (4#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:34' bound to instance 'Register_Bank' of component 'RegisterBank' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:178]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (5#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_0' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4_bit' (6#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_1' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:80]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_2' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:87]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_3' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_4' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:101]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_5' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:108]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_6' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_7' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (7#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:34' bound to instance 'Mux_A_Above_Adder' of component 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_0' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_to_1' (8#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:75]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:90]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_3' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (9#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:34' bound to instance 'Mux_B_Above_Adder' of component 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:203]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:34' bound to instance 'RCA_4_Bit' of component 'Add_Sub_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:63]
INFO: [Synth 8-638] synthesizing module 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (10#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (11#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:81]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (12#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:44]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:34' bound to instance 'Program_Counter' of component 'ProgramCounter' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:25' bound to instance 'D0' of component 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (13#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:33]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:25' bound to instance 'D1' of component 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:25' bound to instance 'D2' of component 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (14#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:34' bound to instance 'Adder_For_Program_Counter' of component 'RCA_3' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (15#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_way_3_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_3_bit.vhd:34' bound to instance 'Mux_For_Program_Counter' of component 'MUX_2_way_3_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (16#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'PROM' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/PROM.vhd:36' bound to instance 'Program' of component 'PROM' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'PROM' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/PROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'PROM' (17#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/PROM.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/LUT_16_7.vhd:26' bound to instance 'To_Display' of component 'LUT_16_7' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:244]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/LUT_16_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (18#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/LUT_16_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor1' (19#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:30]
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 438.277 ; gain = 153.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 438.277 ; gain = 153.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 438.277 ; gain = 153.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nanoprocessor1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nanoprocessor1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 769.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 769.781 ; gain = 484.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 769.781 ; gain = 484.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 769.781 ; gain = 484.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 769.781 ; gain = 484.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Register_4_bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D0/Qbar_reg was removed.  [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D1/Qbar_reg was removed.  [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element Program_Counter/D2/Qbar_reg was removed.  [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:41]
INFO: [Synth 8-5545] ROM "Slow_Clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Register_Bank/Register_4_bit_0/R_out_reg[3]' (FD) to 'Register_Bank/Register_4_bit_0/R_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Register_4_bit_0/R_out_reg[2]' (FD) to 'Register_Bank/Register_4_bit_0/R_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Register_4_bit_0/R_out_reg[0]' (FD) to 'Register_Bank/Register_4_bit_0/R_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Register_4_bit_0/R_out_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_0/R_out_reg[1]) is unused and will be removed from module Nanoprocessor1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 769.781 ; gain = 484.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 769.781 ; gain = 484.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 784.762 ; gain = 499.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_3/R_out_reg[3]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_3/R_out_reg[2]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_3/R_out_reg[1]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_3/R_out_reg[0]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_4/R_out_reg[3]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_4/R_out_reg[2]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_4/R_out_reg[1]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_4/R_out_reg[0]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_5/R_out_reg[3]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_5/R_out_reg[2]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_5/R_out_reg[1]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_5/R_out_reg[0]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_6/R_out_reg[3]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_6/R_out_reg[2]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_6/R_out_reg[1]) is unused and will be removed from module Nanoprocessor1.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Register_4_bit_6/R_out_reg[0]) is unused and will be removed from module Nanoprocessor1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     3|
|4     |LUT3   |     5|
|5     |LUT4   |    19|
|6     |LUT5   |    15|
|7     |LUT6   |    10|
|8     |FDRE   |    49|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |   129|
|2     |  Program_Counter    |ProgramCounter   |    33|
|3     |    D0               |D_FF             |     6|
|4     |    D1               |D_FF_2           |     8|
|5     |    D2               |D_FF_3           |    19|
|6     |  Register_Bank      |RegisterBank     |    22|
|7     |    Register_4_bit_1 |Register_4_bit   |     4|
|8     |    Register_4_bit_2 |Register_4_bit_0 |     4|
|9     |    Register_4_bit_7 |Register_4_bit_1 |    14|
|10    |  Slow_Clock         |CLOCK            |    54|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 786.086 ; gain = 169.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 786.086 ; gain = 501.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 786.086 ; gain = 513.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.runs/synth_1/Nanoprocessor1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nanoprocessor1_utilization_synth.rpt -pb Nanoprocessor1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 786.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  5 23:41:29 2024...
