Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Sun Dec 15 15:27:03 2024
| Host             : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command          : report_power -file piano_power_routed.rpt -pb piano_power_summary_routed.pb -rpx piano_power_routed.rpx
| Design           : piano
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 23.159 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 22.362                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     7.350 |     1088 |       --- |             --- |
|   LUT as Logic |     6.295 |      602 |     63400 |            0.95 |
|   CARRY4       |     0.828 |      156 |     15850 |            0.98 |
|   Register     |     0.214 |      251 |    126800 |            0.20 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       56 |       --- |             --- |
| Signals        |     7.009 |     1014 |       --- |             --- |
| I/O            |     8.004 |       18 |       210 |            8.57 |
| Static Power   |     0.797 |          |           |                 |
| Total          |    23.159 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    14.977 |      14.414 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.384 |       0.291 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     2.254 |       2.250 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| piano                        |    22.362 |
|   dac_inst                   |     0.156 |
|   genblk1[0].note_proc_inst  |     1.206 |
|     note_inst                |     1.196 |
|   genblk1[10].note_proc_inst |     1.718 |
|     note_inst                |     1.709 |
|   genblk1[11].note_proc_inst |     0.884 |
|     note_inst                |     0.876 |
|   genblk1[12].note_proc_inst |     0.817 |
|     note_inst                |     0.809 |
|   genblk1[1].note_proc_inst  |     1.912 |
|     note_inst                |     1.904 |
|   genblk1[2].note_proc_inst  |     1.498 |
|     note_inst                |     1.490 |
|   genblk1[3].note_proc_inst  |     0.753 |
|     note_inst                |     0.744 |
|   genblk1[4].note_proc_inst  |     0.857 |
|     note_inst                |     0.849 |
|   genblk1[5].note_proc_inst  |     1.478 |
|     note_inst                |     1.471 |
|   genblk1[6].note_proc_inst  |     0.739 |
|     note_inst                |     0.733 |
|   genblk1[7].note_proc_inst  |     0.823 |
|     note_inst                |     0.817 |
|   genblk1[8].note_proc_inst  |     0.623 |
|     note_inst                |     0.615 |
|   genblk1[9].note_proc_inst  |     0.595 |
|     note_inst                |     0.586 |
+------------------------------+-----------+


