<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="gen_funciones.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="epp_device1.fdo"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="gen_funciones.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="gen_funciones.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="gen_funciones.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="gen_funciones.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gen_funciones.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="gen_funciones.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="gen_funciones.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="gen_funciones.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="gen_funciones_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="gen_funciones_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="gen_funciones_tb.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gen_funciones_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1417988819" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1417988819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417991345" xil_pn:in_ck="3443162677793746011" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417991345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cnt_dac.vhd"/>
      <outfile xil_pn:name="cnt_dpram.vhd"/>
      <outfile xil_pn:name="cnt_epp.vhd"/>
      <outfile xil_pn:name="dcm.vhd"/>
      <outfile xil_pn:name="dpram_mem.vhd"/>
      <outfile xil_pn:name="epp_device1.vhd"/>
      <outfile xil_pn:name="gen_dir.vhd"/>
      <outfile xil_pn:name="gen_funciones.vhd"/>
      <outfile xil_pn:name="gen_funciones_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417991282" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7610338267002883890" xil_pn:start_ts="1417991282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417991282" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1780384532098424500" xil_pn:start_ts="1417991282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988819" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1018486303604039094" xil_pn:start_ts="1417988819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417991345" xil_pn:in_ck="3443162677793746011" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417991345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cnt_dac.vhd"/>
      <outfile xil_pn:name="cnt_dpram.vhd"/>
      <outfile xil_pn:name="cnt_epp.vhd"/>
      <outfile xil_pn:name="dcm.vhd"/>
      <outfile xil_pn:name="dpram_mem.vhd"/>
      <outfile xil_pn:name="epp_device1.vhd"/>
      <outfile xil_pn:name="gen_dir.vhd"/>
      <outfile xil_pn:name="gen_funciones.vhd"/>
      <outfile xil_pn:name="gen_funciones_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417991349" xil_pn:in_ck="3443162677793746011" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="8735651313412144015" xil_pn:start_ts="1417991345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="gen_funciones_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1417988294" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988294" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="88669582685171577" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988294" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1018486303604039094" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988294" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988294" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6176134333898759045" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988294" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417988295" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2264181829930017196" xil_pn:start_ts="1417988294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417991188" xil_pn:in_ck="-6656587379243752290" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1032957009338876387" xil_pn:start_ts="1417991173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="gen_funciones.lso"/>
      <outfile xil_pn:name="gen_funciones.ngc"/>
      <outfile xil_pn:name="gen_funciones.ngr"/>
      <outfile xil_pn:name="gen_funciones.prj"/>
      <outfile xil_pn:name="gen_funciones.stx"/>
      <outfile xil_pn:name="gen_funciones.syr"/>
      <outfile xil_pn:name="gen_funciones.xst"/>
      <outfile xil_pn:name="gen_funciones_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
