# pipelinedcustomrisc
Verilog implementation of a 6-stage pipelined custom RISC processor
