// Seed: 1318876024
module module_0;
  wire id_1;
  wire id_2;
  initial begin
    id_1 = 1;
  end
  reg id_3;
  assign id_1 = 1'd0;
  always #1 id_3 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
  wire id_9;
  assign id_4 = id_6;
endmodule
