// Seed: 3494298842
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3
);
  wor id_5 = 1;
  assign id_5 = id_5++;
  genvar id_6;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    output tri0 id_5
);
  supply1 id_7;
  assign id_5 = 1;
  wire id_8;
  for (id_9 = id_7; id_7; id_9 = 1) begin : LABEL_0
    wire id_10;
  end
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_1
  );
  assign id_0 = 1;
endmodule
