Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec 20 22:54:55 2024
| Host         : ECIT80703 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X0Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y0
10. Clock Region Cell Placement per Global Clock: Region X0Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    0 |         2 |   0 |            0 |      0 |
| PLL      |    0 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------+--------------------------------------------------------------------------+------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock      | Driver Pin                                                               | Net                                            |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------+--------------------------------------------------------------------------+------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y15 | n/a          |                 3 |        1325 |               0 |       10.000 | clk_fpga_0 | design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------+--------------------------------------------------------------------------+------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------------------------+-------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site     | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                            | Net                                                         |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------------------------+-------------------------------------------------------------+
| src0      | g0        | PS7/FCLKCLK[0]  | PS7_X0Y0   | PS7_X0Y0 | X0Y1         |           1 |               0 |              10.000 | clk_fpga_0   | design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-------------------------------------------------------+-------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-----------------+--------------+--------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------+--------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint   | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                  | Net                                                    |
+----------+-----------------+--------------+--------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------+--------------------------------------------------------+
| 0        | LUT1/O          | SLICE_X14Y20 | SLICE_X14Y20/C6LUT | X0Y0         |           1 |               1 |              |       | design_1_i/PUF_Controller_0/inst/FF_cycle_counter_0_inver/O | design_1_i/PUF_Controller_0/inst/Cycle_counter_bit_0_1 |
| 1        | FDCE/Q          | SLICE_X15Y24 | SLICE_X15Y24/CFF   | X0Y0         |           1 |               0 |              |       | design_1_i/PUF_Controller_0/inst/Finished_delay_latch_1/Q   | design_1_i/PUF_Controller_0/inst/Finished_delayed_2CLK |
| 2        | LUT1/O          | SLICE_X14Y24 | SLICE_X14Y24/C6LUT | X0Y0         |           1 |               1 |              |       | design_1_i/PUF_Controller_0/inst/FF_0_inver/O               | design_1_i/PUF_Controller_0/inst/Q_0_1                 |
| 3        | LUT1/O          | SLICE_X26Y72 | SLICE_X26Y72/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_0_inver/O                     | design_1_i/Test_CRO_0/inst/Q_0_1                       |
| 4        | LUT1/O          | SLICE_X26Y62 | SLICE_X26Y62/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_10_inver/O                    | design_1_i/Test_CRO_0/inst/Q_10_1                      |
| 5        | LUT1/O          | SLICE_X26Y61 | SLICE_X26Y61/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_11_inver/O                    | design_1_i/Test_CRO_0/inst/Q_11_1                      |
| 6        | LUT1/O          | SLICE_X26Y60 | SLICE_X26Y60/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_12_inver/O                    | design_1_i/Test_CRO_0/inst/Q_12_1                      |
| 7        | LUT1/O          | SLICE_X26Y59 | SLICE_X26Y59/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_13_inver/O                    | design_1_i/Test_CRO_0/inst/Q_13_1                      |
| 8        | LUT1/O          | SLICE_X26Y58 | SLICE_X26Y58/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_14_inver/O                    | design_1_i/Test_CRO_0/inst/Q_14_1                      |
| 9        | LUT1/O          | SLICE_X26Y71 | SLICE_X26Y71/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_1_inver/O                     | design_1_i/Test_CRO_0/inst/Q_1_1                       |
| 10       | LUT1/O          | SLICE_X26Y70 | SLICE_X26Y70/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_2_inver/O                     | design_1_i/Test_CRO_0/inst/Q_2_1                       |
| 11       | LUT1/O          | SLICE_X26Y69 | SLICE_X26Y69/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_3_inver/O                     | design_1_i/Test_CRO_0/inst/Q_3_1                       |
| 12       | LUT1/O          | SLICE_X26Y68 | SLICE_X26Y68/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_4_inver/O                     | design_1_i/Test_CRO_0/inst/Q_4_1                       |
| 13       | LUT1/O          | SLICE_X26Y67 | SLICE_X26Y67/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_5_inver/O                     | design_1_i/Test_CRO_0/inst/Q_5_1                       |
| 14       | LUT1/O          | SLICE_X26Y66 | SLICE_X26Y66/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_6_inver/O                     | design_1_i/Test_CRO_0/inst/Q_6_1                       |
| 15       | LUT1/O          | SLICE_X26Y65 | SLICE_X26Y65/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_7_inver/O                     | design_1_i/Test_CRO_0/inst/Q_7_1                       |
| 16       | LUT1/O          | SLICE_X26Y64 | SLICE_X26Y64/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_8_inver/O                     | design_1_i/Test_CRO_0/inst/Q_8_1                       |
| 17       | LUT1/O          | SLICE_X26Y63 | SLICE_X26Y63/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_0/inst/FF_9_inver/O                     | design_1_i/Test_CRO_0/inst/Q_9_1                       |
| 18       | LUT1/O          | SLICE_X32Y72 | SLICE_X32Y72/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_0_inver/O                     | design_1_i/Test_CRO_1/inst/Q_0_1                       |
| 19       | LUT1/O          | SLICE_X32Y62 | SLICE_X32Y62/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_10_inver/O                    | design_1_i/Test_CRO_1/inst/Q_10_1                      |
| 20       | LUT1/O          | SLICE_X32Y61 | SLICE_X32Y61/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_11_inver/O                    | design_1_i/Test_CRO_1/inst/Q_11_1                      |
| 21       | LUT1/O          | SLICE_X32Y60 | SLICE_X32Y60/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_12_inver/O                    | design_1_i/Test_CRO_1/inst/Q_12_1                      |
| 22       | LUT1/O          | SLICE_X32Y59 | SLICE_X32Y59/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_13_inver/O                    | design_1_i/Test_CRO_1/inst/Q_13_1                      |
| 23       | LUT1/O          | SLICE_X32Y58 | SLICE_X32Y58/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_14_inver/O                    | design_1_i/Test_CRO_1/inst/Q_14_1                      |
| 24       | LUT1/O          | SLICE_X32Y71 | SLICE_X32Y71/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_1_inver/O                     | design_1_i/Test_CRO_1/inst/Q_1_1                       |
| 25       | LUT1/O          | SLICE_X32Y70 | SLICE_X32Y70/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_2_inver/O                     | design_1_i/Test_CRO_1/inst/Q_2_1                       |
| 26       | LUT1/O          | SLICE_X32Y69 | SLICE_X32Y69/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_3_inver/O                     | design_1_i/Test_CRO_1/inst/Q_3_1                       |
| 27       | LUT1/O          | SLICE_X32Y68 | SLICE_X32Y68/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_4_inver/O                     | design_1_i/Test_CRO_1/inst/Q_4_1                       |
| 28       | LUT1/O          | SLICE_X32Y67 | SLICE_X32Y67/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_5_inver/O                     | design_1_i/Test_CRO_1/inst/Q_5_1                       |
| 29       | LUT1/O          | SLICE_X32Y66 | SLICE_X32Y66/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_6_inver/O                     | design_1_i/Test_CRO_1/inst/Q_6_1                       |
| 30       | LUT1/O          | SLICE_X32Y65 | SLICE_X32Y65/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_7_inver/O                     | design_1_i/Test_CRO_1/inst/Q_7_1                       |
| 31       | LUT1/O          | SLICE_X32Y64 | SLICE_X32Y64/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_8_inver/O                     | design_1_i/Test_CRO_1/inst/Q_8_1                       |
| 32       | LUT1/O          | SLICE_X32Y63 | SLICE_X32Y63/C6LUT | X1Y1         |           1 |               1 |              |       | design_1_i/Test_CRO_1/inst/FF_9_inver/O                     | design_1_i/Test_CRO_1/inst/Q_9_1                       |
+----------+-----------------+--------------+--------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------+--------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1122 |  1100 |  436 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  105 |  1100 |   15 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |   35 |  1100 |    8 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   32 |  1100 |   16 |   350 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------+
| g0        | BUFG/O          | n/a               | clk_fpga_0 |      10.000 | {0.000 5.000} |        1325 |        0 |              0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-----------------+-------------------+------------+-------------+---------------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+-----------------------+
|    | X0    | X1   | HORIZONTAL PROG DELAY |
+----+-------+------+-----------------------+
| Y1 |    40 |    0 |                     0 |
| Y0 |  1180 |  105 |                     0 |
+----+-------+------+-----------------------+


8. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1180 |               0 | 1118 |          62 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         105 |               0 | 105 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          40 |               0 | 35 |           4 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y15 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]

# Location of IO Primitives which is load of clock spine

# Location of clock ports

# Clock net "design_1_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y15"
#startgroup
create_pblock {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets {design_1_i/processing_system7_0/inst/FCLK_CLK0}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
