--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Test_WAVreader.twx Test_WAVreader.ncd -o Test_WAVreader.twr
Test_WAVreader.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf -ucf LCD.ucf -ucf
PS2_USB_SDC.ucf

Design file:              Test_WAVreader.ncd
Physical constraint file: Test_WAVreader.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39249 paths analyzed, 2714 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.283ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/State_23 (SLICE_X24Y39.G3), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.281ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.107 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2
    SLICE_X15Y25.F1      net (fanout=22)       4.514   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<2>
    SLICE_X15Y25.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.F2      net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X26Y30.G2      net (fanout=1)        0.767   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X26Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X26Y30.F4      net (fanout=6)        0.077   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X26Y30.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000521
    SLICE_X27Y32.F4      net (fanout=1)        0.313   XLXI_2/XLXI_1/XLXI_90/N97
    SLICE_X27Y32.X       Tilo                  0.704   XLXI_2/N380
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_SW0
    SLICE_X27Y33.BX      net (fanout=1)        0.433   XLXI_2/N380
    SLICE_X27Y33.X       Tbxx                  0.739   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X24Y39.G3      net (fanout=1)        0.588   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X24Y39.CLK     Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     13.281ns (5.903ns logic, 7.378ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.071ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.107 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2
    SLICE_X15Y25.F1      net (fanout=22)       4.514   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<2>
    SLICE_X15Y25.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.F2      net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X26Y30.G2      net (fanout=1)        0.767   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X26Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X31Y31.F3      net (fanout=6)        0.424   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X31Y31.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y33.G2      net (fanout=1)        0.662   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X27Y33.X       Tif5x                 1.025   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X24Y39.G3      net (fanout=1)        0.588   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X24Y39.CLK     Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     13.071ns (5.430ns logic, 7.641ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_0 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.998ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_0 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<1>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_0
    SLICE_X15Y25.F4      net (fanout=24)       4.231   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<0>
    SLICE_X15Y25.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.F2      net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X26Y30.G2      net (fanout=1)        0.767   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X26Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X26Y30.F4      net (fanout=6)        0.077   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X26Y30.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000521
    SLICE_X27Y32.F4      net (fanout=1)        0.313   XLXI_2/XLXI_1/XLXI_90/N97
    SLICE_X27Y32.X       Tilo                  0.704   XLXI_2/N380
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_SW0
    SLICE_X27Y33.BX      net (fanout=1)        0.433   XLXI_2/N380
    SLICE_X27Y33.X       Tbxx                  0.739   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X24Y39.G3      net (fanout=1)        0.588   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X24Y39.CLK     Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.998ns (5.903ns logic, 7.095ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/State_22 (SLICE_X24Y33.F2), 47 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.463ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.098 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 to XLXI_2/XLXI_1/XLXI_90/State_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2
    SLICE_X15Y25.F1      net (fanout=22)       4.514   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<2>
    SLICE_X15Y25.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.F2      net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X26Y30.G2      net (fanout=1)        0.767   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X26Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X30Y30.G2      net (fanout=6)        0.513   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X30Y30.Y       Tilo                  0.759   XLXI_2/N408
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>1119
    SLICE_X31Y30.F1      net (fanout=1)        0.156   XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>1119
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_2/N410
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>185_SW0
    SLICE_X24Y33.F2      net (fanout=1)        0.663   XLXI_2/N410
    SLICE_X24Y33.CLK     Tfck                  0.892   XLXI_2/XLXI_1/XLXI_90/State<22>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>11571
                                                       XLXI_2/XLXI_1/XLXI_90/State_22
    -------------------------------------------------  ---------------------------
    Total                                     12.463ns (5.164ns logic, 7.299ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.220ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.098 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 to XLXI_2/XLXI_1/XLXI_90/State_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y55.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2
    SLICE_X15Y25.F1      net (fanout=22)       4.514   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<2>
    SLICE_X15Y25.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.F2      net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X26Y30.G2      net (fanout=1)        0.767   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X26Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X31Y30.G3      net (fanout=6)        0.458   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X31Y30.Y       Tilo                  0.704   XLXI_2/N410
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>1132
    SLICE_X31Y30.F3      net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>1132/O
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_2/N410
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>185_SW0
    SLICE_X24Y33.F2      net (fanout=1)        0.663   XLXI_2/N410
    SLICE_X24Y33.CLK     Tfck                  0.892   XLXI_2/XLXI_1/XLXI_90/State<22>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>11571
                                                       XLXI_2/XLXI_1/XLXI_90/State_22
    -------------------------------------------------  ---------------------------
    Total                                     12.220ns (5.109ns logic, 7.111ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_0 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.180ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_0 to XLXI_2/XLXI_1/XLXI_90/State_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<1>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_0
    SLICE_X15Y25.F4      net (fanout=24)       4.231   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<0>
    SLICE_X15Y25.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.F2      net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y31.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X26Y30.G2      net (fanout=1)        0.767   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X26Y30.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X30Y30.G2      net (fanout=6)        0.513   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X30Y30.Y       Tilo                  0.759   XLXI_2/N408
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>1119
    SLICE_X31Y30.F1      net (fanout=1)        0.156   XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>1119
    SLICE_X31Y30.X       Tilo                  0.704   XLXI_2/N410
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>185_SW0
    SLICE_X24Y33.F2      net (fanout=1)        0.663   XLXI_2/N410
    SLICE_X24Y33.CLK     Tfck                  0.892   XLXI_2/XLXI_1/XLXI_90/State<22>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<9>11571
                                                       XLXI_2/XLXI_1/XLXI_90/State_22
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (5.164ns logic, 7.016ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/State_6 (SLICE_X47Y68.F3), 294 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_0_1 (FF)
  Destination:          XLXI_2/XLXI_3/State_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.917ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_0_1 to XLXI_2/XLXI_3/State_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   XLXI_2/XLXI_3/sr4B_0_1
                                                       XLXI_2/XLXI_3/sr4B_0_1
    SLICE_X51Y68.F4      net (fanout=5)        1.785   XLXI_2/XLXI_3/sr4B_0_1
    SLICE_X51Y68.X       Tilo                  0.704   XLXI_2/XLXI_3/N181
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq000311
    SLICE_X50Y69.F1      net (fanout=2)        0.440   XLXI_2/XLXI_3/N181
    SLICE_X50Y69.X       Tilo                  0.759   XLXI_2/XLXI_3/SR_12k_cmp_eq0003
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq0003
    SLICE_X48Y72.F2      net (fanout=7)        0.998   XLXI_2/XLXI_3/SR_12k_cmp_eq0003
    SLICE_X48Y72.X       Tilo                  0.759   XLXI_2/XLXI_3/N221
                                                       XLXI_2/XLXI_3/SR_12k_and0000122
    SLICE_X51Y83.G2      net (fanout=9)        1.426   XLXI_2/XLXI_3/N221
    SLICE_X51Y83.Y       Tilo                  0.704   XLXI_2/XLXI_3/regSRate<5>
                                                       XLXI_2/XLXI_3/SR_32k_and00001
    SLICE_X50Y82.F1      net (fanout=4)        0.187   XLXI_2/XLXI_3/SR_32k
    SLICE_X50Y82.X       Tilo                  0.759   XLXI_2/XLXI_3/NextState_and0004
                                                       XLXI_2/XLXI_3/NextState_and0004165
    SLICE_X47Y68.G3      net (fanout=3)        1.241   XLXI_2/XLXI_3/NextState_and0004
    SLICE_X47Y68.Y       Tilo                  0.704   XLXI_2/XLXI_3/State<6>
                                                       XLXI_2/XLXI_3/State_mux0006<17>151_SW0
    SLICE_X47Y68.F3      net (fanout=1)        0.023   XLXI_2/XLXI_3/State_mux0006<17>151_SW0/O
    SLICE_X47Y68.CLK     Tfck                  0.837   XLXI_2/XLXI_3/State<6>
                                                       XLXI_2/XLXI_3/State_mux0006<17>151
                                                       XLXI_2/XLXI_3/State_6
    -------------------------------------------------  ---------------------------
    Total                                     11.917ns (5.817ns logic, 6.100ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_0_1 (FF)
  Destination:          XLXI_2/XLXI_3/State_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.839ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_0_1 to XLXI_2/XLXI_3/State_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   XLXI_2/XLXI_3/sr4B_0_1
                                                       XLXI_2/XLXI_3/sr4B_0_1
    SLICE_X51Y68.F4      net (fanout=5)        1.785   XLXI_2/XLXI_3/sr4B_0_1
    SLICE_X51Y68.X       Tilo                  0.704   XLXI_2/XLXI_3/N181
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq000311
    SLICE_X50Y69.F1      net (fanout=2)        0.440   XLXI_2/XLXI_3/N181
    SLICE_X50Y69.X       Tilo                  0.759   XLXI_2/XLXI_3/SR_12k_cmp_eq0003
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq0003
    SLICE_X48Y72.F2      net (fanout=7)        0.998   XLXI_2/XLXI_3/SR_12k_cmp_eq0003
    SLICE_X48Y72.X       Tilo                  0.759   XLXI_2/XLXI_3/N221
                                                       XLXI_2/XLXI_3/SR_12k_and0000122
    SLICE_X50Y82.G3      net (fanout=9)        1.372   XLXI_2/XLXI_3/N221
    SLICE_X50Y82.Y       Tilo                  0.759   XLXI_2/XLXI_3/NextState_and0004
                                                       XLXI_2/XLXI_3/SR_24k_and00002
    SLICE_X50Y82.F4      net (fanout=5)        0.108   XLXI_2/XLXI_3/SR_24k
    SLICE_X50Y82.X       Tilo                  0.759   XLXI_2/XLXI_3/NextState_and0004
                                                       XLXI_2/XLXI_3/NextState_and0004165
    SLICE_X47Y68.G3      net (fanout=3)        1.241   XLXI_2/XLXI_3/NextState_and0004
    SLICE_X47Y68.Y       Tilo                  0.704   XLXI_2/XLXI_3/State<6>
                                                       XLXI_2/XLXI_3/State_mux0006<17>151_SW0
    SLICE_X47Y68.F3      net (fanout=1)        0.023   XLXI_2/XLXI_3/State_mux0006<17>151_SW0/O
    SLICE_X47Y68.CLK     Tfck                  0.837   XLXI_2/XLXI_3/State<6>
                                                       XLXI_2/XLXI_3/State_mux0006<17>151
                                                       XLXI_2/XLXI_3/State_6
    -------------------------------------------------  ---------------------------
    Total                                     11.839ns (5.872ns logic, 5.967ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_3/sr4B_0_1 (FF)
  Destination:          XLXI_2/XLXI_3/State_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.372ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_3/sr4B_0_1 to XLXI_2/XLXI_3/State_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.XQ      Tcko                  0.591   XLXI_2/XLXI_3/sr4B_0_1
                                                       XLXI_2/XLXI_3/sr4B_0_1
    SLICE_X51Y68.F4      net (fanout=5)        1.785   XLXI_2/XLXI_3/sr4B_0_1
    SLICE_X51Y68.X       Tilo                  0.704   XLXI_2/XLXI_3/N181
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq000311
    SLICE_X50Y69.F1      net (fanout=2)        0.440   XLXI_2/XLXI_3/N181
    SLICE_X50Y69.X       Tilo                  0.759   XLXI_2/XLXI_3/SR_12k_cmp_eq0003
                                                       XLXI_2/XLXI_3/SR_12k_cmp_eq0003
    SLICE_X48Y72.F2      net (fanout=7)        0.998   XLXI_2/XLXI_3/SR_12k_cmp_eq0003
    SLICE_X48Y72.X       Tilo                  0.759   XLXI_2/XLXI_3/N221
                                                       XLXI_2/XLXI_3/SR_12k_and0000122
    SLICE_X51Y82.F1      net (fanout=9)        1.045   XLXI_2/XLXI_3/N221
    SLICE_X51Y82.X       Tilo                  0.704   XLXI_2/XLXI_3/NextState_and0004141
                                                       XLXI_2/XLXI_3/NextState_and0004141
    SLICE_X50Y82.F3      net (fanout=1)        0.023   XLXI_2/XLXI_3/NextState_and0004141
    SLICE_X50Y82.X       Tilo                  0.759   XLXI_2/XLXI_3/NextState_and0004
                                                       XLXI_2/XLXI_3/NextState_and0004165
    SLICE_X47Y68.G3      net (fanout=3)        1.241   XLXI_2/XLXI_3/NextState_and0004
    SLICE_X47Y68.Y       Tilo                  0.704   XLXI_2/XLXI_3/State<6>
                                                       XLXI_2/XLXI_3/State_mux0006<17>151_SW0
    SLICE_X47Y68.F3      net (fanout=1)        0.023   XLXI_2/XLXI_3/State_mux0006<17>151_SW0/O
    SLICE_X47Y68.CLK     Tfck                  0.837   XLXI_2/XLXI_3/State<6>
                                                       XLXI_2/XLXI_3/State_mux0006<17>151
                                                       XLXI_2/XLXI_3/State_6
    -------------------------------------------------  ---------------------------
    Total                                     11.372ns (5.817ns logic, 5.555ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1 (SLICE_X25Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_1 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.031 - 0.023)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_1 to XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.XQ      Tcko                  0.474   XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO<1>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO_1
    SLICE_X25Y59.BX      net (fanout=6)        0.405   XLXI_2/XLXI_1/XLXI_86/XLXI_2/regMISO<1>
    SLICE_X25Y59.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<1>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_1
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.567ns logic, 0.405ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_0 (SLICE_X39Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_1 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_1 to XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y25.YQ      Tcko                  0.470   XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR<0>
                                                       XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_1
    SLICE_X39Y25.BX      net (fanout=2)        0.412   XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR<1>
    SLICE_X39Y25.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR<0>
                                                       XLXI_2/XLXI_1/XLXI_90/Res_DO_CE/DIn_SR_0
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.563ns logic, 0.412ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/I_PR/DInToggle (SLICE_X49Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_3/I_PR/DInToggle (FF)
  Destination:          XLXI_2/XLXI_3/I_PR/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_3/I_PR/DInToggle to XLXI_2/XLXI_3/I_PR/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y59.YQ      Tcko                  0.470   XLXI_2/XLXI_3/I_PR/DInToggle
                                                       XLXI_2/XLXI_3/I_PR/DInToggle
    SLICE_X49Y59.BY      net (fanout=2)        0.420   XLXI_2/XLXI_3/I_PR/DInToggle
    SLICE_X49Y59.CLK     Tckdi       (-Th)    -0.135   XLXI_2/XLXI_3/I_PR/DInToggle
                                                       XLXI_2/XLXI_3/I_PR/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.605ns logic, 0.420ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   13.283|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39249 paths, 0 nets, and 6024 connections

Design statistics:
   Minimum period:  13.283ns{1}   (Maximum frequency:  75.284MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 02 11:04:09 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



