do run_tb_aes_decrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:40 on May 21,2025
# vlog -reportprogress 300 -sv tb_aes_decrypter.sv ../rtl/aes_decrypter.sv 
# -- Compiling module tb_aes_decrypter
# -- Compiling module aes_decrypter
# 
# Top level modules:
# 	tb_aes_decrypter
# End time: 21:38:40 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:40 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:38:40 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:40 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:38:40 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:41 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:38:41 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:41 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/inv_aes_sbox.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/inv_aes_sbox.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:38:41 on May 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_decrypter.do line 16
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/inv_aes_sbox.sv "
do run_tb_aes_decrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:05 on May 21,2025
# vlog -reportprogress 300 -sv tb_aes_decrypter.sv ../rtl/aes_decrypter.sv 
# -- Compiling module tb_aes_decrypter
# -- Compiling module aes_decrypter
# 
# Top level modules:
# 	tb_aes_decrypter
# End time: 21:40:05 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:05 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:40:05 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:05 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:40:05 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:05 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:40:06 on May 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:06 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/inv_aes_sbox.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/inv_aes_sbox.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:40:06 on May 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_decrypter.do line 16
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/inv_aes_sbox.sv "
do run_tb_aes_decrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:41 on May 21,2025
# vlog -reportprogress 300 -sv tb_aes_decrypter.sv ../rtl/aes_decrypter.sv 
# -- Compiling module tb_aes_decrypter
# -- Compiling module aes_decrypter
# 
# Top level modules:
# 	tb_aes_decrypter
# End time: 21:40:41 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:41 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:40:41 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:41 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:40:42 on May 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:42 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:40:42 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:42 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv 
# -- Compiling module aes_isbox
# 
# Top level modules:
# 	aes_isbox
# End time: 21:40:42 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:42 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 21:40:42 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:42 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/mix_column/verilog/rtl/inv_mix_column.sv 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/mix_column/verilog/rtl/inv_mix_column.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:40:42 on May 21,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_tb_aes_decrypter.do line 19
# C:/intelFPGA/16.1/quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/mix_column/verilog/rtl/inv_mix_column.sv "
do run_tb_aes_decrypter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:37 on May 21,2025
# vlog -reportprogress 300 -sv tb_aes_decrypter.sv ../rtl/aes_decrypter.sv 
# -- Compiling module tb_aes_decrypter
# -- Compiling module aes_decrypter
# 
# Top level modules:
# 	tb_aes_decrypter
# End time: 21:41:37 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:38 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/fifo_128/verilog/rtl/fifo_128.sv 
# -- Compiling module fifo_128
# 
# Top level modules:
# 	fifo_128
# End time: 21:41:38 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:38 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/key_expansion.sv 
# -- Compiling module key_expansion
# 
# Top level modules:
# 	key_expansion
# End time: 21:41:38 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:38 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/key_expansion/verilog/rtl/sub_word.sv 
# -- Compiling module sub_word
# 
# Top level modules:
# 	sub_word
# End time: 21:41:38 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:38 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv 
# -- Compiling module aes_isbox
# 
# Top level modules:
# 	aes_isbox
# End time: 21:41:38 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:39 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv 
# -- Compiling module aes_sbox
# 
# Top level modules:
# 	aes_sbox
# End time: 21:41:39 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:39 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/inv_mix_column.sv 
# -- Compiling module inv_mix_column
# 
# Top level modules:
# 	inv_mix_column
# End time: 21:41:39 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:39 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv 
# -- Compiling module gf_mul
# 
# Top level modules:
# 	gf_mul
# End time: 21:41:39 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:39 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/inv_shift_rows/verilog/rtl/inv_shift_rows.sv 
# -- Compiling module inv_shift_rows
# 
# Top level modules:
# 	inv_shift_rows
# End time: 21:41:39 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:40 on May 21,2025
# vlog -reportprogress 300 -sv C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv 
# -- Compiling module inv_sub_byte
# 
# Top level modules:
# 	inv_sub_byte
# End time: 21:41:40 on May 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb_aes_decrypter 
# Start time: 21:41:42 on May 21,2025
# Loading sv_std.std
# Loading work.tb_aes_decrypter
# Loading work.aes_decrypter
# Loading work.key_expansion
# Loading work.sub_word
# Loading work.fifo_128
# Loading work.inv_shift_rows
# Loading work.inv_sub_byte
# Loading work.aes_sbox
# Loading work.aes_isbox
# Loading work.inv_mix_column
# Loading work.gf_mul
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[1]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[0] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[2]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[1] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[3]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[2] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[4]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[3] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[5]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[4] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[6]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[5] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[7]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[6] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[8]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[7] File: ../rtl/aes_decrypter.sv
# ** Warning: (vsim-3839) ../rtl/aes_decrypter.sv(85): Variable '/tb_aes_decrypter/aes_decrypter/state_pipeline[9]', driven via a port connection, is multiply driven. See ../rtl/aes_decrypter.sv(90).
#    Time: 0 ps  Iteration: 0  Region: /tb_aes_decrypter/aes_decrypter/aes_rounds[8] File: ../rtl/aes_decrypter.sv
# WARNING: No extended dataflow license exists
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# encryption failed
# ** Note: $stop    : tb_aes_decrypter.sv(67)
#    Time: 1375 ns  Iteration: 1  Instance: /tb_aes_decrypter
# Break in Module tb_aes_decrypter at tb_aes_decrypter.sv line 67
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/sim/wave_tb_aes_decrypter.do
