{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721140181154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140181154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:29:36 2024 " "Processing started: Tue Jul 16 15:29:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140181154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140181154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong_main -c pong_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong_main -c pong_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140181262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721140185074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721140185074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_rtl " "Found design unit 1: vga_sync-vga_sync_rtl" {  } { { "src/lib/vga_sync.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140201992 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "src/lib/vga_sync.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_sync.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140201992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140201992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/font_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/font_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_logic-font_logic_rtl " "Found design unit 1: font_logic-font_logic_rtl" {  } { { "src/lib/font_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/font_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202039 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_logic " "Found entity 1: font_logic" {  } { { "src/lib/font_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/font_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/ball_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/ball_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_logic-ball_logic_rtl " "Found design unit 1: ball_logic-ball_logic_rtl" {  } { { "src/lib/ball_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/ball_logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_logic " "Found entity 1: ball_logic" {  } { { "src/lib/ball_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/ball_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/paddle_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/paddle_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paddle_logic-paddle_logic_rtl " "Found design unit 1: paddle_logic-paddle_logic_rtl" {  } { { "src/lib/paddle_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/paddle_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202086 ""} { "Info" "ISGN_ENTITY_NAME" "1 paddle_logic " "Found entity 1: paddle_logic" {  } { { "src/lib/paddle_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/paddle_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/button_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/button_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_logic-button_logic_rtl " "Found design unit 1: button_logic-button_logic_rtl" {  } { { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202164 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_logic " "Found entity 1: button_logic" {  } { { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/vga_graphics.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/vga_graphics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_graphics-vga_graphics_rtl " "Found design unit 1: vga_graphics-vga_graphics_rtl" {  } { { "src/lib/vga_graphics.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_graphics.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202211 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_graphics " "Found entity 1: vga_graphics" {  } { { "src/lib/vga_graphics.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_graphics.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/collision_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/collision_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_logic-collision_logic_rtl " "Found design unit 1: collision_logic-collision_logic_rtl" {  } { { "src/lib/collision_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/collision_logic.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202257 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_logic " "Found entity 1: collision_logic" {  } { { "src/lib/collision_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/collision_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/score_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/score_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_logic-score_logic_rtl " "Found design unit 1: score_logic-score_logic_rtl" {  } { { "src/lib/score_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/score_logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202304 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_logic " "Found entity 1: score_logic" {  } { { "src/lib/score_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/score_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_rtl " "Found design unit 1: counter-counter_rtl" {  } { { "src/lib/counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202336 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/lib/counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound-sound_rtl " "Found design unit 1: sound-sound_rtl" {  } { { "src/lib/sound.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/sound.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202351 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound " "Found entity 1: sound" {  } { { "src/lib/sound.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/sound.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/game_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/game_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_board-game_board_rtl " "Found design unit 1: game_board-game_board_rtl" {  } { { "src/lib/game_board.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_board.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202414 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_board " "Found entity 1: game_board" {  } { { "src/lib/game_board.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_board.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/lib/pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg " "Found design unit 1: pkg" {  } { { "src/lib/pkg.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg-body " "Found design unit 2: pkg-body" {  } { { "src/lib/pkg.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/pkg.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/bitmap_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/bitmap_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmap_generator-bitmap_generator_rtl " "Found design unit 1: bitmap_generator-bitmap_generator_rtl" {  } { { "src/lib/bitmap_generator.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202460 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitmap_generator " "Found entity 1: bitmap_generator" {  } { { "src/lib/bitmap_generator.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/bitmap_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/bitmap_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmap_memory-bitmap_memory_rtl " "Found design unit 1: bitmap_memory-bitmap_memory_rtl" {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202476 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitmap_memory " "Found entity 1: bitmap_memory" {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/game_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/game_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_config-game_config_rtl " "Found design unit 1: game_config-game_config_rtl" {  } { { "src/lib/game_config.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_config.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202492 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_config " "Found entity 1: game_config" {  } { { "src/lib/game_config.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_config.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pong_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pong_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong_main-pong_main_rtl " "Found design unit 1: pong_main-pong_main_rtl" {  } { { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202507 ""} { "Info" "ISGN_ENTITY_NAME" "1 pong_main " "Found entity 1: pong_main" {  } { { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/auto_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/auto_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auto_control-auto_control_rtl " "Found design unit 1: auto_control-auto_control_rtl" {  } { { "src/lib/auto_control.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/auto_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202507 ""} { "Info" "ISGN_ENTITY_NAME" "1 auto_control " "Found entity 1: auto_control" {  } { { "src/lib/auto_control.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/auto_control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140202507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140202507 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140203180 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140203180 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140203180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_main " "Elaborating entity \"pong_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721140203351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_sync vga_sync:vga_sync_unit A:vga_sync_rtl " "Elaborating entity \"vga_sync\" using architecture \"A:vga_sync_rtl\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "src/pong_main.vhd" "vga_sync_unit" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140203913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_graphics vga_graphics:graph_generator A:vga_graphics_rtl " "Elaborating entity \"vga_graphics\" using architecture \"A:vga_graphics_rtl\" for hierarchy \"vga_graphics:graph_generator\"" {  } { { "src/pong_main.vhd" "graph_generator" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:ball_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:ball_timer\"" {  } { { "src/pong_main.vhd" "ball_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 176 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ball_logic ball_logic:ball_module A:ball_logic_rtl " "Elaborating entity \"ball_logic\" using architecture \"A:ball_logic_rtl\" for hierarchy \"ball_logic:ball_module\"" {  } { { "src/pong_main.vhd" "ball_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "button_logic button_logic:up_button_module A:button_logic_rtl " "Elaborating entity \"button_logic\" using architecture \"A:button_logic_rtl\" for hierarchy \"button_logic:up_button_module\"" {  } { { "src/pong_main.vhd" "up_button_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 198 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:auto_control_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:auto_control_timer\"" {  } { { "src/pong_main.vhd" "auto_control_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 215 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "auto_control auto_control:auto_control_module A:auto_control_rtl " "Elaborating entity \"auto_control\" using architecture \"A:auto_control_rtl\" for hierarchy \"auto_control:auto_control_module\"" {  } { { "src/pong_main.vhd" "auto_control_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 222 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:paddle_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:paddle_timer\"" {  } { { "src/pong_main.vhd" "paddle_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 237 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "paddle_logic paddle_logic:left_paddle_module A:paddle_logic_rtl " "Elaborating entity \"paddle_logic\" using architecture \"A:paddle_logic_rtl\" for hierarchy \"paddle_logic:left_paddle_module\"" {  } { { "src/pong_main.vhd" "left_paddle_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 244 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "paddle_logic paddle_logic:right_paddle_module A:paddle_logic_rtl " "Elaborating entity \"paddle_logic\" using architecture \"A:paddle_logic_rtl\" for hierarchy \"paddle_logic:right_paddle_module\"" {  } { { "src/pong_main.vhd" "right_paddle_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 260 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "collision_logic collision_logic:collision_module A:collision_logic_rtl " "Elaborating entity \"collision_logic\" using architecture \"A:collision_logic_rtl\" for hierarchy \"collision_logic:collision_module\"" {  } { { "src/pong_main.vhd" "collision_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "game_config game_config:game_config_module A:game_config_rtl " "Elaborating entity \"game_config\" using architecture \"A:game_config_rtl\" for hierarchy \"game_config:game_config_module\"" {  } { { "src/pong_main.vhd" "game_config_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "game_board game_board:game_board_module A:game_board_rtl " "Elaborating entity \"game_board\" using architecture \"A:game_board_rtl\" for hierarchy \"game_board:game_board_module\"" {  } { { "src/pong_main.vhd" "game_board_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 316 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:0:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:0:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:0:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:1:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:1:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:1:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:2:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:2:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:2:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:3:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:3:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:3:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "score_logic score_logic:scores_calculator A:score_logic_rtl " "Elaborating entity \"score_logic\" using architecture \"A:score_logic_rtl\" for hierarchy \"score_logic:scores_calculator\"" {  } { { "src/pong_main.vhd" "scores_calculator" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 354 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:sound_freq_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:sound_freq_timer\"" {  } { { "src/pong_main.vhd" "sound_freq_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 365 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140204976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sound sound:sound_module A:sound_rtl " "Elaborating entity \"sound\" using architecture \"A:sound_rtl\" for hierarchy \"sound:sound_module\"" {  } { { "src/pong_main.vhd" "sound_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 372 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_memory bitmap_memory:game_menu_bitmap_mem A:bitmap_memory_rtl " "Elaborating entity \"bitmap_memory\" using architecture \"A:bitmap_memory_rtl\" for hierarchy \"bitmap_memory:game_menu_bitmap_mem\"" {  } { { "src/pong_main.vhd" "game_menu_bitmap_mem" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 381 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140205022 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom bitmap_memory.vhd(21) " "VHDL Signal Declaration warning at bitmap_memory.vhd(21): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721140205038 "|pong_main|bitmap_memory:game_menu_bitmap_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_generator bitmap_generator:game_menu_bitmap_gen A:bitmap_generator_rtl " "Elaborating entity \"bitmap_generator\" using architecture \"A:bitmap_generator_rtl\" for hierarchy \"bitmap_generator:game_menu_bitmap_gen\"" {  } { { "src/pong_main.vhd" "game_menu_bitmap_gen" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 388 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140205038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_memory bitmap_memory:game_over_bitmap_mem A:bitmap_memory_rtl " "Elaborating entity \"bitmap_memory\" using architecture \"A:bitmap_memory_rtl\" for hierarchy \"bitmap_memory:game_over_bitmap_mem\"" {  } { { "src/pong_main.vhd" "game_over_bitmap_mem" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 407 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140205085 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom bitmap_memory.vhd(21) " "VHDL Signal Declaration warning at bitmap_memory.vhd(21): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721140205100 "|pong_main|bitmap_memory:game_over_bitmap_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_generator bitmap_generator:game_over_bitmap_gen A:bitmap_generator_rtl " "Elaborating entity \"bitmap_generator\" using architecture \"A:bitmap_generator_rtl\" for hierarchy \"bitmap_generator:game_over_bitmap_gen\"" {  } { { "src/pong_main.vhd" "game_over_bitmap_gen" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 414 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140205100 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bitmap_memory:game_menu_bitmap_mem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bitmap_memory:game_menu_bitmap_mem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 14910 " "Parameter NUMWORDS_A set to 14910" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE src/mif/game_menu.mif " "Parameter INIT_FILE set to src/mif/game_menu.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bitmap_memory:game_over_bitmap_mem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bitmap_memory:game_over_bitmap_mem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 37800 " "Parameter NUMWORDS_A set to 37800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE src/mif/game_over.mif " "Parameter INIT_FILE set to src/mif/game_over.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140210256 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1721140210256 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721140210256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140211318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 14910 " "Parameter \"NUMWORDS_A\" = \"14910\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE src/mif/game_menu.mif " "Parameter \"INIT_FILE\" = \"src/mif/game_menu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140211333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721140211333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7h51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h51 " "Found entity 1: altsyncram_7h51" {  } { { "db/altsyncram_7h51.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/altsyncram_7h51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140211787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140211787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140212005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140212005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smb " "Found entity 1: mux_smb" {  } { { "db/mux_smb.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/mux_smb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140212193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140212193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140212412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 37800 " "Parameter \"NUMWORDS_A\" = \"37800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE src/mif/game_over.mif " "Parameter \"INIT_FILE\" = \"src/mif/game_over.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140212412 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721140212412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jh51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jh51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jh51 " "Found entity 1: altsyncram_jh51" {  } { { "db/altsyncram_jh51.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/altsyncram_jh51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140212489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140212489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/decode_h8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140212568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140212568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1nb " "Found entity 1: mux_1nb" {  } { { "db/mux_1nb.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/mux_1nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140212630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140212630 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140213505 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140213505 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140213505 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/lib/ball_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/ball_logic.vhd" 89 -1 0 } } { "src/lib/collision_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/collision_logic.vhd" 222 -1 0 } } { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 88 -1 0 } } { "src/lib/score_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/score_logic.vhd" 192 -1 0 } } { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721140213786 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721140213786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721140215207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721140221331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140221331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1355 " "Implemented 1355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721140223190 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721140223190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1338 " "Implemented 1338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721140223190 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721140223190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721140223190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140223252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:30:23 2024 " "Processing ended: Tue Jul 16 15:30:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140223252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140223252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140223252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140223252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721140231016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140231016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:30:27 2024 " "Processing started: Tue Jul 16 15:30:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140231016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721140231016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong_main -c pong_main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong_main -c pong_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721140231016 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721140236046 ""}
{ "Info" "0" "" "Project  = pong_main" {  } {  } 0 0 "Project  = pong_main" 0 0 "Fitter" 0 0 1721140236078 ""}
{ "Info" "0" "" "Revision = pong_main" {  } {  } 0 0 "Revision = pong_main" 0 0 "Fitter" 0 0 1721140236093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721140236374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721140236374 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong_main EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"pong_main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721140236578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721140236750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721140236750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721140238218 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721140238421 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721140240233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721140240233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721140240233 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721140240233 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721140240405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721140240405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 2778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721140240405 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 2780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721140240405 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721140240405 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721140240561 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1721140240702 ""}
{ "Info" "ISTA_SDC_FOUND" "pong_main.sdc " "Reading SDC File: 'pong_main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721140244591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1721140244607 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1721140244622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1721140244622 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721140244622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721140244622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721140244622 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721140244622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721140244857 ""}  } { { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 2766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721140244857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721140244857 ""}  } { { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 2767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721140244857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721140245732 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721140245732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721140245732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721140245732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721140245747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721140245747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721140245747 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721140245763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721140245841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1721140245857 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721140245857 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721140245981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721140246169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721140248371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721140249278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721140249637 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721140250402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721140250402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721140251137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721140252590 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721140252590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721140252886 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1721140252886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721140252886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721140252886 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.57 " "Total time spent on timing analysis during the Fitter is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721140253214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721140253277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721140254058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721140254058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721140254901 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721140255558 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1721140255870 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721140255901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 25 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721140255901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_down 3.3-V LVTTL 88 " "Pin btn_down uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { btn_down } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_down" } } } } { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721140255901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_up 3.3-V LVTTL 91 " "Pin btn_up uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { btn_up } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_up" } } } } { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1721140255901 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1721140255901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/output_files/pong_main.fit.smsg " "Generated suppressed messages file L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/output_files/pong_main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721140256182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5234 " "Peak virtual memory: 5234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140257463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:30:57 2024 " "Processing ended: Tue Jul 16 15:30:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140257463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140257463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140257463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721140257463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721140262368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140262368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:31:02 2024 " "Processing started: Tue Jul 16 15:31:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140262368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721140262368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong_main -c pong_main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong_main -c pong_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721140262368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721140262759 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721140264821 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721140264930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140266320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:31:06 2024 " "Processing ended: Tue Jul 16 15:31:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140266320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140266320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140266320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721140266320 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721140267445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721140269273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140269273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:31:07 2024 " "Processing started: Tue Jul 16 15:31:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140269273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721140269273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong_main -c pong_main " "Command: quartus_sta pong_main -c pong_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721140269273 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721140269476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721140269820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721140269820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140269882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140269882 ""}
{ "Info" "ISTA_SDC_FOUND" "pong_main.sdc " "Reading SDC File: 'pong_main.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1721140270210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1721140270210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721140270226 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721140270226 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721140270351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.268 " "Worst-case setup slack is 6.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.268               0.000 clock  " "    6.268               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140270444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clock  " "    0.450               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140270460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721140270476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721140270476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.598 " "Worst-case minimum pulse width slack is 9.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 clock  " "    9.598               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140270491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140270491 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721140270632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721140270679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721140271944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721140272131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.234 " "Worst-case setup slack is 7.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.234               0.000 clock  " "    7.234               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140272163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clock  " "    0.400               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140272163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721140272178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721140272178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.597 " "Worst-case minimum pulse width slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 clock  " "    9.597               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140272194 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721140272241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721140272397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.800 " "Worst-case setup slack is 13.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.800               0.000 clock  " "   13.800               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140272569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clock  " "    0.155               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140272616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721140272631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721140272631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.198 " "Worst-case minimum pulse width slack is 9.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.198               0.000 clock  " "    9.198               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721140272647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721140272647 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721140273287 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721140273287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140273366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:31:13 2024 " "Processing ended: Tue Jul 16 15:31:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140273366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140273366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140273366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721140273366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721140275459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140275459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:31:15 2024 " "Processing started: Tue Jul 16 15:31:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140275459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721140275459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pong_main -c pong_main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pong_main -c pong_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721140275459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721140276037 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1721140276068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140276131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:31:16 2024 " "Processing ended: Tue Jul 16 15:31:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140276131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140276131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140276131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721140276131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721140276833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721140483772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140483772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:34:43 2024 " "Processing started: Tue Jul 16 15:34:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140483772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721140483772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pong_main -c pong_main --netlist_type=sgate " "Command: quartus_npp pong_main -c pong_main --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721140483772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1721140484084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140485147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:34:45 2024 " "Processing ended: Tue Jul 16 15:34:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140485147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140485147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140485147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721140485147 ""}
