
---------- Begin Simulation Statistics ----------
simSeconds                                   2.415146                       # Number of seconds simulated (Second)
simTicks                                 2415145774800                       # Number of ticks simulated (Tick)
finalTick                                4304289314800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  21968.22                       # Real time elapsed on the host (Second)
hostTickRate                                109938169                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9140068                       # Number of bytes of host memory used (Byte)
simInsts                                   1696570196                       # Number of instructions simulated (Count)
simOps                                     1876935773                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    77228                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      85439                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       6037864437                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       501793553                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   191347                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      499163005                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                9553267                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            114142030                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         200649705                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                3117                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          6037462161                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.082678                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.369925                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                5677579280     94.04%     94.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 265323501      4.39%     98.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  49987994      0.83%     99.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  44422030      0.74%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    149354      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            6037462161                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                23911783     14.38%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  15487      0.01%     14.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   17134      0.01%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     14.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              141059716     84.83%     99.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1283286      0.77%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          620      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     249018338     49.89%     49.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        36853      0.01%     49.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          3637      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    244509121     48.98%     98.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5594436      1.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      499163005                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.082672                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           166287406                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.333132                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               7211628308                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               616128175                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       399144014                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      536                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     192                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             192                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   665449447                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         344                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         399758561                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     145240578                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   6333640                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                             2634032                       # Number of nop insts executed (Count)
system.cpu.numRefs                          150766209                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       85404820                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5525631                       # Number of stores executed (Count)
system.cpu.numRate                           0.066209                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            6144                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          402276                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   384928913                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     387842874                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              15.685661                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         15.685661                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.063752                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.063752                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  620879614                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 227119200                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        192                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   245567316                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  247078497                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                7168209547                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   347487                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      181054719                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5610907                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       200525                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       130639                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               146519063                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         144724588                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           3935971                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             53899234                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               781594                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                53745834                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997154                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  676437                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              10663                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           73494                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              60026                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            13468                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          478                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       108928669                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          188230                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           3898852                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   6022202729                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.064838                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.454640                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      5830289974     96.81%     96.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       105283395      1.75%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        37610111      0.62%     99.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        24938641      0.41%     99.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          490310      0.01%     99.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        17165992      0.29%     99.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1156714      0.02%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1722652      0.03%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3544940      0.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   6022202729                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            387555147                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              390469108                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   140341474                       # Number of memory references committed (Count)
system.cpu.commit.loads                     134858732                       # Number of loads committed (Count)
system.cpu.commit.amos                              6                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       76509                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   84803373                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              192                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   356079496                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                524101                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    250087163     64.05%     64.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        36837      0.01%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3627      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    134858732     34.54%     98.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5482742      1.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    390469108                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3544940                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       49795522                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          49795522                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data       681840                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total        681840                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      4280516                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      4280516                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.004533                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.004533                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.028456                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.028456                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             6.277889                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         6.277889                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      49839513                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         49839513                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    100630713                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       100630713                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    100633953                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      100633953                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 6138293618899                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 6138293618899                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 6138293618899                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 6138293618899                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    150426235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     150426235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    150473466                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    150473466                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.668970                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.668970                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.668782                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.668782                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60998.212533                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60998.212533                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60996.248641                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60996.248641                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      3434735                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       277206                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       295891                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         3356                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.608109                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    82.600119                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     32173614                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          32173614                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     69479393                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      69479393                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     69479393                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     69479393                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       335276                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       335276                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     31151320                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     31151320                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     31154559                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1022830                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     32177389                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1809                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1809                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1864745478905                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1864745478905                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1864850679305                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  61391869528                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1926242548833                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     49595200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     49595200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.207087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.207087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.207044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.213841                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59860.881623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59860.881623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59858.034880                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 60021.576927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59863.233429                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 27415.809840                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 27415.809840                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               32173614                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                687554                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                 681842                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1022830                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1022830                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  61391869528                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  61391869528                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 60021.576927                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 60021.576927                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data        49087                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        49087                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data        10566                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total        10566                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         3848                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         3848                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data    146058400                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total    146058400                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        52935                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        52935                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.072693                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.072693                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 37956.964657                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 37956.964657                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         3240                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         3240                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data          608                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total          608                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data     35955200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total     35955200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.011486                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.011486                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 59136.842105                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 59136.842105                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     44775166                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        44775166                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data       681097                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total       681097                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      4216074                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      4216074                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    100221261                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     100221261                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 6123938173600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 6123938173600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    144996427                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    144996427                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.691198                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.691198                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61104.182012                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61104.182012                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     69410971                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     69410971                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       330223                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       330223                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     30810290                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     30810290                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         1206                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         1206                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1854383968400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1854383968400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     49595200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     49595200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.212490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.212490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60187.163717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60187.163717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 41123.714760                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 41123.714760                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data        43991                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total        43991                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data        10542                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total        10542                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         3240                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         3240                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data        47231                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total        47231                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.068599                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.068599                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         3239                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         3239                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data    105200400                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total    105200400                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.068578                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.068578                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 32479.283730                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 32479.283730                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data        52325                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total        52325                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data        10566                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total        10566                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data        52325                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total        52325                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data            6                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total               6                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data            6                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total            6                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       320704                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       320704                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data  10077819509                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total  10077819509                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       320704                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       320704                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31424.053049                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31424.053049                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data         5019                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total         5019                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8         5019                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total         5019                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       315685                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       315685                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   9269542709                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   9269542709                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.984350                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.984350                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29363.266259                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29363.266259                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5020356                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5020356                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data          743                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total          743                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data        64442                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total        64442                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        88748                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        88748                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4277625790                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4277625790                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5109104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5109104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.017371                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.017371                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 48199.686641                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 48199.686641                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        63403                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        63403                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8           34                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total           34                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        25345                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        25345                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          603                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          603                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1091967796                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1091967796                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004961                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004961                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43084.150562                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43084.150562                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     31151320                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       335276                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued        15754567                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            5717                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          681842                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.031790                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.994415                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.670367                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.666623                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999637                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache     13359320                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR      1372416                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate          14731737                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.935077                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified     31116366                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit     14443966                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand       819708                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage       1282542                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage        49998                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed     17288085                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified     19832531                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill      2928489                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            175588537                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           32173614                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.457532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   494.617000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    17.383000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.966049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.033951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           19                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          493                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          366                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.037109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.962891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1343678030                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1343678030                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 65687407                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            5769346786                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 114308729                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              84196715                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3922524                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             42215594                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 37138                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              521112575                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               4931825                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4005429                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      655431141                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   146519063                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           54482297                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    6028488267                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 7919308                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      24786                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               519193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        463547                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          575                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          710                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 208193684                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3101                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      121                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         6037462161                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.109146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.498451                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               5686085032     94.18%     94.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                192688655      3.19%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  9786498      0.16%     97.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                148901976      2.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           6037462161                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.024267                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.108553                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      208176793                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         208176793                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     208176793                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        208176793                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        16889                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           16889                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        16889                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          16889                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    379476793                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    379476793                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    379476793                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    379476793                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    208193682                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     208193682                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    208193682                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    208193682                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000081                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000081                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000081                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000081                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 22468.872817                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 22468.872817                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 22468.872817                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 22468.872817                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        21903                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          281                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      77.946619                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        15411                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             15411                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1479                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1479                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1479                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1479                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        15410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        15410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        15410                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        15410                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    332030395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    332030395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    332030395                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    332030395                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000074                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 21546.424075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 21546.424075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 21546.424075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 21546.424075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  15411                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    208176793                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       208176793                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        16889                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         16889                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    379476793                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    379476793                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    208193682                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    208193682                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000081                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000081                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 22468.872817                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 22468.872817                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1479                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1479                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        15410                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        15410                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    332030395                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    332030395                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000074                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 21546.424075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 21546.424075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            264672927                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              15411                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           17174.286354                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          491                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1665564867                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1665564867                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   3922524                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 4925813377                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 24190614                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              504618932                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                181054719                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5610907                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                154360                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   5514484                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   310761                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1437                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3165665                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       735793                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              3901458                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                399165125                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               399144206                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 291508279                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 656719185                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.066107                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.443886                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       77158                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                46195987                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1437                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 128165                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 4229                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 266493                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          134805909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            169.441466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           114.747207                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               36571067     27.13%     27.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               627538      0.47%     27.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               164640      0.12%     27.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               112832      0.08%     27.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1203      0.00%     27.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  558      0.00%     27.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                74578      0.06%     27.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                11989      0.01%     27.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                10171      0.01%     27.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1652      0.00%     27.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                163      0.00%     27.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1072      0.00%     27.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2852      0.00%     27.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              15761      0.01%     27.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             382471      0.28%     28.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            9223209      6.84%     35.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             822956      0.61%     35.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5041      0.00%     35.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189           36331447     26.95%     62.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            4946359      3.67%     66.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1570577      1.17%     67.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            4769889      3.54%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                399      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 48      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 23      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 39      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                303      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 34      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2655      0.00%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                495      0.00%     70.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         39153888     29.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            134805909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                17294893                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                      10829                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                 144842873                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses               112350404                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                  5516253                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                  44482                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                   24503771                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses             257193277                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses              5560735                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                     150359126                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                   112394886                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 262754012                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks              93070824                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor     93070811                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          600                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     22474002                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore     68012825                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples     25057999                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean  1199.041232                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev  4710.329993                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383     25015744     99.83%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767          456      0.00%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151           28      0.00%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535        35794      0.14%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919         1021      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::114688-131071           18      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::131072-147455          135      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            9      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::180224-196607         4794      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total     25057999                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples     88591194                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 33065.681020                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 23330.383081                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 24541.685058                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383     42168009     47.60%     47.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767      6423571      7.25%     54.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151          408      0.00%     54.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535     36490701     41.19%     96.04% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919      3450461      3.89%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::81920-98303          146      0.00%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687           40      0.00%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071         4757      0.01%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-147455         8457      0.01%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::147456-163839          453      0.00%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223        10205      0.01%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607        10833      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::196608-212991        14576      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::212992-229375           12      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::229376-245759         1084      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::245760-262143         7481      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total     88591194                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 2415145793600                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.974123                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     1.447327                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 1609938891600     66.66%     66.66% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1  69055099200      2.86%     69.52% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2  35944355200      1.49%     71.01% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3 609684924400     25.24%     96.25% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4  73028770400      3.02%     99.28% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5  16362505200      0.68%     99.95% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6     62792800      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7    926940800      0.04%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8     36572000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9       679200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10       240800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       621600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12       240000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13       480000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14       240000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::15    102440400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 2415145793600                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB     22474002    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB          600      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total     22474602                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data     93070811                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total     93070811                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data     22474602                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total     22474602                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total    115545413                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 208204357                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                     443                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                        388                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             208204800                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     208204357                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                         443                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 208204800                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                   440                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor          436                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          385                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore           36                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples          404                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  1473.267327                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  8718.582204                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095          390     96.53%     96.53% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::4096-8191            3      0.74%     97.28% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::24576-28671            1      0.25%     97.52% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            1      0.25%     97.77% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::45056-49151            1      0.25%     98.02% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::53248-57343            3      0.74%     98.76% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            4      0.99%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::61440-65535            1      0.25%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total          404                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples          417                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 41717.985612                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 28860.296600                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 31509.599999                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          173     41.49%     41.49% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767            4      0.96%     42.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151            9      2.16%     44.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          196     47.00%     91.61% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           19      4.56%     96.16% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            2      0.48%     96.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            3      0.72%     97.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            4      0.96%     98.32% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            2      0.48%     98.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            5      1.20%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total          417                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples    156693696                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     5.036107                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0   -632014192   -403.34%   -403.34% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1    788289488    503.08%     99.73% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       418400      0.27%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total    156693696                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB          385    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total          385                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst          436                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total          436                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst          385                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total          385                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total          821                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits        105871113                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                 400                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                43                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits           107869302                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           4481102                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits              30583                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses            13899                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts             22487769                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses       112350404                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses          44482                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses             443                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits               107900285                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               4495044                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses           112395329                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3785101157800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3922524                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                114224597                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              5664456920                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       15537586                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 138838169                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             100482365                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              509369699                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               5585994                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              13048606                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               62752868                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4402749                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3432619                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           709982250                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   988033388                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                661829129                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      192                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             544344398                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                165637856                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  699539                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              154945                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 186444140                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       6517966060                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1014048785                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                384928913                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  387842874                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker     17491842                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker          217                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                  11716                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  87050                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        11803                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  17602628                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker     17491842                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker          217                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                 11716                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 87050                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        11803                       # number of overall hits (Count)
system.l2.overallHits::total                 17602628                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker     10133809                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          231                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 3694                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             30746845                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1011027                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                41895606                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker     10133809                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          231                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                3694                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            30746845                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1011027                       # number of overall misses (Count)
system.l2.overallMisses::total               41895606                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker 590695183877                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     13526181                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       216350400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1793095089200                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  60739434571                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       2444759584229                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker 590695183877                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     13526181                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      216350400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1793095089200                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  60739434571                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      2444759584229                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker     27625651                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker          448                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              15410                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           30833895                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1022830                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              59498234                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker     27625651                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker          448                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             15410                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          30833895                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1022830                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             59498234                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.366826                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.515625                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.239714                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997177                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.988460                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.704149                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.366826                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.515625                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.239714                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997177                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.988460                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.704149                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58289.551725                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58554.896104                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58568.056308                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58318.018945                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 60076.965868                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58353.603579                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58289.551725                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58554.896104                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58568.056308                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58318.018945                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 60076.965868                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58353.603579                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               372444                       # number of writebacks (Count)
system.l2.writebacks::total                    372444                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker     10133809                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          231                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             3694                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         30746845                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1011027                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            41895606                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker     10133809                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          231                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3694                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        30746845                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1011027                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           41895606                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         1809                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          1809                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker 505103996877                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     11573581                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    185045200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1532613487000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  52154676968                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   2090068779626                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker 505103996877                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     11573581                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    185045200                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1532613487000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  52154676968                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  2090068779626                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     35593200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     35593200                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.366826                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.515625                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.239714                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997177                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.988460                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.704149                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.366826                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.515625                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.239714                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997177                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.988460                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.704149                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 49843.449475                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50102.082251                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 50093.448836                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49846.203310                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 51585.839911                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49887.541420                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 49843.449475                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50102.082251                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 50093.448836                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49846.203310                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 51585.839911                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49887.541420                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 19675.621891                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 19675.621891                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       43555430                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data       316888                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          316888                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data       316889                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        316889                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.999997                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999997                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data       316888                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       316888                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data   5703245400                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total   5703245400                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.999997                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999997                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17997.669208                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17997.669208                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           11716                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              11716                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3694                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3694                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    216350400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    216350400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        15410                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          15410                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.239714                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.239714                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58568.056308                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58568.056308                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3694                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3694                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    185045200                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    185045200                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.239714                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.239714                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 50093.448836                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 50093.448836                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               5828                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  5828                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            17317                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               17317                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1022908800                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1022908800                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          23145                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             23145                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.748196                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.748196                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59069.630998                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59069.630998                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        17317                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           17317                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    876255800                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    876255800                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.748196                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.748196                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50600.900849                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50600.900849                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker     17491842                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker          217                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                17492059                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker     10133809                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          231                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total              10134040                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker 590695183877                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     13526181                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total     590708710058                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker     27625651                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker          448                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total            27626099                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.366826                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.515625                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.366828                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58289.551725                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58554.896104                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58289.557773                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker     10133809                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          231                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total          10134040                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data         1206                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         1206                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker 505103996877                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     11573581                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total 505115570458                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     35593200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     35593200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.366826                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.515625                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.366828                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 49843.449475                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50102.082251                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 49843.455370                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 29513.432836                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 29513.432836                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          81222                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        11803                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             93025                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     30729528                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1011027                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        31740555                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1792072180400                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  60739434571                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1852811614971                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     30810750                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1022830                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      31833580                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.997364                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.988460                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.997078                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58317.595389                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 60076.965868                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58373.636345                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     30729528                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1011027                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     31740555                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1531737231200                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  52154676968                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1583891908168                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.997364                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.988460                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.997078                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49845.778015                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 51585.839911                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49901.203938                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              4306                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 4306                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              77                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 77                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        26800                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         26800                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          4383                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             4383                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.017568                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.017568                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data   348.051948                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total   348.051948                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           77                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             77                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      1392000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      1392000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.017568                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.017568                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 18077.922078                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 18077.922078                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          603                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          603                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     31803143                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         31803143                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     31803143                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     31803143                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       385375                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           385375                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       385375                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       385375                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.999993                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     90999951                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   43555431                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.089291                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      74.376527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker  1065.847947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.012051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.245413                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2878.912349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher    76.605707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.018158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.260217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.702859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.018703                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            122                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023           1103                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           2871                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                   87                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                   43                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                  343                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                  709                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::3                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  136                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1105                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1630                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.029785                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.269287                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.700928                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  411587527                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 411587527                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker    648563776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        14720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           236480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       1967798080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     64705728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          2681318784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       236480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          236480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     23836416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         23836416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker     10133809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              3695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          30746845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1011027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             41895606                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         372444                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              372444                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker    268540219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker         6095                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst               97915                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           814774040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher     26791645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1110209914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           97915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              97915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          9869556                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               9869556                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          9869556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker    268540219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker         6095                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              97915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          814774040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher     26791645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1120079470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1206                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            41879495                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 603                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                603                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        372444                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          41839585                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                77                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17317                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17317                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       41878289                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         316888                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         3618                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port    126320206                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total    126323824                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               126323824                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         7236                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   2705155200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   2705162436                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2705162436                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           47958140                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 47958140    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             47958140                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer12.occupancy            3277200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       127379968885                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       209481045000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       90265320                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     42309604                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq            27649830                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           59498820                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                603                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               603                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       757819                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     31803650                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         43182986                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             4383                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            4383                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             23145                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            23145                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          15410                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      31833580                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        316889                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       316889                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     96533226                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          895                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     55273827                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              151854180                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1972608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   4097948932                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         3576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port    221005208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              4320930324                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        43577955                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  24016616                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         103399270                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.013216                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.114200                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               102032790     98.68%     98.68% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1366453      1.32%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      27      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           103399270                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4304289314800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        73722265576                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          18493200                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       38358053132                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            357600                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy       22118566517                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      64405004                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     32215980                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          507                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1343401                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1343374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   2.437652                       # Number of seconds simulated (Second)
simTicks                                 2437651942000                       # Number of ticks simulated (Tick)
finalTick                                4326795482000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  22180.92                       # Real time elapsed on the host (Second)
hostTickRate                                109898613                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9142116                       # Number of bytes of host memory used (Byte)
simInsts                                   1742361094                       # Number of instructions simulated (Count)
simOps                                     1931847863                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    78552                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      87095                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       6094129855                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       559516669                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   464775                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      556340005                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                9689797                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            117226476                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         202421080                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6637                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          6092954565                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.091309                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.394509                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                5703978579     93.62%     93.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 274684516      4.51%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  62156965      1.02%     99.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  51196470      0.84%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    938026      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         9      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            6092954565                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                31290831     17.34%     17.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  15712      0.01%     17.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   17568      0.01%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              144077465     79.84%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               5050975      2.80%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1015      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     287880441     51.75%     51.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       111974      0.02%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          3742      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           33      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           34      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           42      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           67      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           51      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    254404393     45.73%     97.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     13938205      2.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      556340005                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.091291                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           180452554                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.324357                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               7395773600                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               677208529                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       455952885                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     3324                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1389                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1230                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   736789540                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        2004                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         456699166                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     155067941                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   6568514                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                             2682707                       # Number of nop insts executed (Count)
system.cpu.numRefs                          168857910                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       92786142                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     13789969                       # Number of stores executed (Count)
system.cpu.numRate                           0.074941                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           14945                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1175290                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   430719811                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     442754964                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              14.148710                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         14.148710                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.070678                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.070678                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  684189146                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 269314158                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1575                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   254415388                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  256076014                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                7244506649                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1021363                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      191000566                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      14125420                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       770019                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       326089                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               154475533                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         149088232                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           4078716                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             56989791                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               876353                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                56795817                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996596                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 2316784                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              11060                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           92425                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              77162                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            15263                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1275                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       111813684                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          458138                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           4034542                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   6077262893                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.073294                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.493159                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      5863655747     96.49%     96.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       114711144      1.89%     98.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        43719545      0.72%     99.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        26713312      0.44%     99.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1583875      0.03%     99.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        17548599      0.29%     99.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1605718      0.03%     99.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2373027      0.04%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5351926      0.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   6077262893                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            433394417                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              445429570                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   157904742                       # Number of memory references committed (Count)
system.cpu.commit.loads                     144326645                       # Number of loads committed (Count)
system.cpu.commit.amos                             46                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      272039                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   92010813                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1211                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   408714550                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               2093466                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          296      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    287437646     64.53%     64.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        82940      0.02%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3724      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    144326645     32.40%     96.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     13578097      3.05%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    445429570                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5351926                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       66838637                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          66838637                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::400c7c            1                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::400cdc            2                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total            3                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data       848917                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total        848917                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      8988886                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      8988886                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.005067                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.005067                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.053656                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.053656                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8            10.588651                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total        10.588651                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      67093668                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         67093668                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    100689529                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       100689529                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    100694890                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      100694890                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 6140130713787                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 6140130713787                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 6140130713787                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 6140130713787                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    167528166                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     167528166                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::400c7c            1                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::400cdc            2                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    167788558                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    167788558                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.601030                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.601030                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.600130                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.600130                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60980.826654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60980.826654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60977.580032                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60977.580032                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      3457366                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       368262                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       297909                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         4107                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.605443                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    89.666910                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     32377151                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          32377151                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     69509525                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      69509525                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     69509525                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     69509525                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       336240                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       336240                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     31180004                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     31180004                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     31184939                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1195978                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     32380917                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         2259                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         2259                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1865635300996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1865635300996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1865785696196                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  68317103345                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1934102799541                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     98162400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     98162400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.186118                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.186118                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.185859                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.192986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59834.350919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59834.350919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59829.704852                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 57122.374613                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59729.710543                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 43453.917663                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 43453.917663                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               32377151                       # number of replacements (Count)
system.cpu.dcache.prefetchFills                859737                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                 849001                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       386800                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       386800                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2014.583333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2014.583333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1195978                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1195978                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  68317103345                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  68317103345                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 57122.374613                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 57122.374613                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       215833                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       215833                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data       143540                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total       143540                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         4968                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         4968                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data    179416800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total    179416800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       220801                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       220801                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.022500                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.022500                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 36114.492754                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 36114.492754                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         4319                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         4319                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            1                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            1                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data          649                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total          649                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data     37841200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total     37841200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.002939                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.002939                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 58306.933744                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 58306.933744                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     53910926                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        53910926                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::400c7c            1                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::400cdc            2                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data       786048                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total       786048                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      7020199                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      7020199                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    100258732                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     100258732                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 6125043876400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 6125043876400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    154169658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    154169658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::400c7c            1                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::400cdc            2                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.650314                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.650314                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61092.373245                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61092.373245                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     69431429                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     69431429                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       330537                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       330537                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     30827303                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     30827303                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data         1420                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total         1420                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1854939106800                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1854939106800                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     98162400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     98162400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.199957                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.199957                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60171.955581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60171.955581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 69128.450704                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 69128.450704                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data       210546                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total       210546                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::cpu.data           29                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::total           29                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data       143518                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total       143518                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         4328                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         4328                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data       214874                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total       214874                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.020142                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.020142                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         4219                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         4219                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data    130670400                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total    130670400                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.019635                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.019635                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 30971.889073                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 30971.889073                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        44485                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         44485                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data           53                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total           53                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data        41056                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total        41056                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         1033                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         1033                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        45518                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        45518                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.022694                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.022694                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          716                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          716                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     19724800                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     19724800                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.015730                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.015730                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 27548.603352                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 27548.603352                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       218541                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       218541                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data       143543                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total       143543                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       218541                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       218541                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           43                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              43                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       190400                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       190400                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           46                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           46                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.065217                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.065217                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 63466.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 63466.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       185600                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       185600                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.065217                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.065217                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 61866.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 61866.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           43                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           43                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPf::cpu.data            2                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPf::total            2                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            6                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            6                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       322798                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       322798                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data  10138531451                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total  10138531451                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       322841                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       322841                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999867                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999867                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31408.284596                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31408.284596                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data         5060                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total         5060                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8         5057                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total         5057                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       317738                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       317738                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   9325161051                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   9325161051                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.984193                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.984193                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 29348.586102                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 29348.586102                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     12927668                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12927668                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data        62867                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total        62867                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data      1968681                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total      1968681                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       107999                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       107999                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4948305936                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4948305936                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13035667                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13035667                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008285                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008285                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45818.071797                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 45818.071797                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        73036                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        73036                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8          646                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total          646                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        34963                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        34963                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          839                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          839                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1371033145                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1371033145                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002682                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002682                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 39213.830192                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 39213.830192                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     31180004                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       336240                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued        22797035                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused           10732                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          849001                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.036940                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.991022                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.716311                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.709880                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999529                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache     19815038                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR      1786018                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate          21601057                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.947538                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified     39438328                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit     15587501                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand       870510                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage       1647948                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage        72994                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed     17288105                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified     19832551                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill      2928494                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            199836400                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           32377663                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.172045                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   490.820449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    21.179551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.958634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.041366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           49                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          463                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          305                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.095703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.904297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1536722559                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1536722559                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 70470442                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            5799356718                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 128983661                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              90084645                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                4059099                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             45162114                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 44374                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              579908308                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               5325182                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4482024                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      706940645                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   154475533                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           59189763                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    6083293717                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 8206752                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      72393                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               524301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        468581                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         2466                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         7707                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 224317900                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8018                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      562                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         6092954565                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.118203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.519227                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               5713278863     93.77%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                202397687      3.32%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 14025407      0.23%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                163252608      2.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           6092954565                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.025348                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.116004                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      224286411                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         224286411                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     224286411                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        224286411                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        31439                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           31439                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        31439                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          31439                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1022857443                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1022857443                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1022857443                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1022857443                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    224317850                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     224317850                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    224317850                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    224317850                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000140                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000140                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000140                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 32534.668501                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 32534.668501                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 32534.668501                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 32534.668501                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       218691                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2773                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      78.864407                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        28062                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             28062                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         3378                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          3378                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         3378                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         3378                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        28061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        28061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        28061                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        28061                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    897333081                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    897333081                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    897333081                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    897333081                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000125                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000125                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000125                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000125                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 31977.943801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 31977.943801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 31977.943801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 31977.943801                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  28062                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    224286411                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       224286411                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        31439                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         31439                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1022857443                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1022857443                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    224317850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    224317850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000140                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000140                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 32534.668501                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 32534.668501                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         3378                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         3378                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        28061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        28061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    897333081                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    897333081                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000125                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000125                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 31977.943801                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 31977.943801                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            321253734                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              28574                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           11242.868832                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          165                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          307                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1794570862                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1794570862                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   4059099                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 4926114613                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 24195532                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              562664151                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                191000566                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                14125420                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                332849                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   5514524                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   315587                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2003                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3213631                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       824510                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              4038141                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                456005859                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               455954115                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 320084806                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 700619463                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.074819                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.456860                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      365627                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                46673917                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   34                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2003                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 547323                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                25136                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 269006                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          144062253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            158.955664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           118.011326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               45788547     31.78%     31.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               632182      0.44%     32.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               168469      0.12%     32.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               127285      0.09%     32.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2003      0.00%     32.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  751      0.00%     32.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                74735      0.05%     32.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                12240      0.01%     32.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                10250      0.01%     32.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1673      0.00%     32.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                201      0.00%     32.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1122      0.00%     32.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2947      0.00%     32.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              15976      0.01%     32.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             384649      0.27%     32.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            9230981      6.41%     39.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             823975      0.57%     39.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6084      0.00%     39.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189           36332228     25.22%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            4947136      3.43%     68.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1570605      1.09%     69.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            4769890      3.31%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                411      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 75      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 25      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 40      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                304      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 37      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2657      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                498      0.00%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         39154277     27.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            144062253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          7                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                17294966                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                      10947                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                 154706779                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses               112351705                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                 13780605                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                  44804                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                   24504368                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                       268                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                 291                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses             267058484                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses             13825409                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                     168487384                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                   112396509                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 280883893                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks              93072351                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor     93072338                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1          612                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           25                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3     22474539                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore     68013280                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples     25059071                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean  1199.096231                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev  4711.014022                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383     25016773     99.83%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767          468      0.00%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151           34      0.00%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535        35810      0.14%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919         1027      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::114688-131071           19      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::131072-147455          135      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            9      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::180224-196607         4796      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total     25059071                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples     88592056                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 33065.723803                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 23330.349844                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 24541.880257                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383     42168453     47.60%     47.60% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767      6423637      7.25%     54.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151          424      0.00%     54.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535     36490913     41.19%     96.04% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919      3450513      3.89%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::81920-98303          148      0.00%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687           41      0.00%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071         4801      0.01%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-147455         8465      0.01%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::147456-163839          453      0.00%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223        10217      0.01%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607        10836      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::196608-212991        14578      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::212992-229375           12      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::229376-245759         1084      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::245760-262143         7481      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total     88592056                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 2424757097312                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.972724                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     1.444958                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 1613590343904     66.55%     66.55% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1  75010699008      3.09%     69.64% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2  35946045600      1.48%     71.12% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3 609686194000     25.14%     96.27% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4  73029146000      3.01%     99.28% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5  16362793600      0.67%     99.95% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6     62936800      0.00%     99.96% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7    927107600      0.04%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8     36596800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9       764000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10       243600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       693600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12       365200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13       484000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14       243200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::15    102440400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 2424757097312                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB     22474539    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB           25      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB          612      0.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total     22475176                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data     93072338                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total     93072338                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data     22475176                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total     22475176                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total    115547514                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 224328476                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    2518                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       2097                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                       268                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                 378                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             224330994                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     224328476                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        2518                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 224330994                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                  2059                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor         2051                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           11                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1627                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore          145                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples         1914                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  1550.052247                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  9508.490304                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-16383         1869     97.65%     97.65% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::16384-32767            5      0.26%     97.91% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::32768-49151            9      0.47%     98.38% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-65535           27      1.41%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::65536-81919            1      0.05%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::81920-98303            1      0.05%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::147456-163839            2      0.10%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total         1914                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples         1775                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 30402.929577                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 18341.254179                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 31416.703138                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383         1094     61.63%     61.63% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           39      2.20%     63.83% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151           16      0.90%     64.73% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          521     29.35%     94.08% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           51      2.87%     96.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            8      0.45%     97.41% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            9      0.51%     97.92% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071           13      0.73%     98.65% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            4      0.23%     98.87% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223           18      1.01%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::229376-245759            2      0.11%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total         1775                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   7099587264                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     1.196206                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0  -1391660688    -19.60%    -19.60% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   8489929152    119.58%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2      1318800      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   7099587264                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB         1627     99.33%     99.33% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB           11      0.67%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total         1638                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst         2051                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total         2051                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst         1638                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total         1638                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         3689                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits        105873321                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                2201                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               317                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits           107869962                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           4481743                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits              30809                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses            13995                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts             22489707                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                 268                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries          2075                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses       112351705                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses          44804                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            2518                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits               107902972                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               4496055                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses           112399027                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3807607325000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                4059099                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                122209917                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              5666414585                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       37678001                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 156190623                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             106402340                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              567605637                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               5725715                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              14180378                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               62753600                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4403063                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3967983                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             131                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           765531288                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1070108872                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                726813928                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1226                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             596564444                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                168966836                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 2602218                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              333446                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 197699333                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       6629063182                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1130185356                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                430719811                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  442754964                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   202                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  202                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  230                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 230                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          864                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          864                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      864                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              800305                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              634000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker     17492733                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker         1339                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                  15405                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 104271                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        79997                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  17693745                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker     17492733                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker         1339                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                 15405                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                104271                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        79997                       # number of overall hits (Count)
system.l2.overallHits::total                 17693745                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker     10134104                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          619                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                12656                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             30757890                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1115980                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                42021249                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::400c80                 2                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::400cc0                 1                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total                  3                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker     10134104                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          619                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst               12656                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            30757890                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1115980                       # number of overall misses (Count)
system.l2.overallMisses::total               42021249                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker 590712804020                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     36591029                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       738230000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1793760540800                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  66931084778                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       2452179250627                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker 590712804020                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     36591029                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      738230000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1793760540800                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  66931084778                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      2452179250627                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker     27626837                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker         1958                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              28061                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           30862161                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1195977                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              59714994                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::400c80               2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::400cc0               1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total                3                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker     27626837                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker         1958                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             28061                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          30862161                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1195977                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             59714994                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.366821                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.316139                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.451017                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.996621                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.933112                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.703697                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::400c80               1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::400cc0               1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.366821                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.316139                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.451017                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.996621                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.933112                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.703697                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58289.593636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 59113.132472                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58330.436157                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58318.712395                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 59975.165127                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58355.696439                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58289.593636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 59113.132472                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58330.436157                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58318.712395                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 59975.165127                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58355.696439                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               479617                       # number of writebacks (Count)
system.l2.writebacks::total                    479617                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker     10134104                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          618                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst            12655                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         30757890                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1115980                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            42021247                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::400c80             2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::400cc0             1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total              3                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker     10134104                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          618                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           12655                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        30757890                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1115980                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           42021247                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         2259                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          2259                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker 505119110620                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     31287629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    630894800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1533185190800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  57456124795                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   2096422608644                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker 505119110620                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     31287629                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    630894800                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1533185190800                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  57456124795                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  2096422608644                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     81655600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     81655600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.366821                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.315628                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.450982                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.996621                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.933112                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.703697                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.366821                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.315628                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.450982                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.996621                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.933112                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.703697                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 49843.489925                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50627.231392                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49853.401817                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49846.891019                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 51484.905460                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49889.585824                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 49843.489925                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50627.231392                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49853.401817                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49846.891019                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 51484.905460                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49889.585824                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 36146.790615                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 36146.790615                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       43687720                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            265                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::cpu.dcache.prefetcher            1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               266                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data       318747                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          318747                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data       319012                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::cpu.dcache.prefetcher            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        319013                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.999169                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999166                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data       318747                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total       318747                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data   5736493528                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total   5736493528                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.999169                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999166                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17997.011824                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17997.011824                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           15405                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              15405                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         12656                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            12656                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missesPerPC::400c80            2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missesPerPC::400cc0            1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    738230000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    738230000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        28061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          28061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::400c80            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::400cc0            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.451017                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.451017                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58330.436157                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58330.436157                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst        12655                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        12655                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissesPerPC::400c80            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissesPerPC::400cc0            1                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    630894800                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    630894800                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.450982                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.450982                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49853.401817                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49853.401817                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              12761                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 12761                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            20890                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               20890                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1240809200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1240809200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          33651                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             33651                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.620784                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.620784                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59397.280996                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59397.280996                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        20890                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           20890                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1063829000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1063829000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.620784                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.620784                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50925.275251                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50925.275251                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker     17492733                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker         1339                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                17494072                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker     10134104                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          619                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total              10134723                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker 590712804020                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     36591029                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total     590749395049                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker     27626837                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker         1958                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total            27628795                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.366821                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.316139                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.366817                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58289.593636                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 59113.132472                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58289.643935                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker     10134104                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          618                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total          10134722                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data         1420                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total         1420                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker 505119110620                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     31287629                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total 505150398249                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     81655600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     81655600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.366821                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.315628                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.366817                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 49843.489925                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50627.231392                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 49843.537716                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 57503.943662                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 57503.943662                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          91510                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        79997                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            171507                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     30737000                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1115980                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        31852980                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1792519731600                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  66931084778                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1859450816378                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     30828510                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1195977                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      32024487                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.997032                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.933112                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.994645                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58317.979360                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 59975.165127                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58376.039428                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     30737000                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1115980                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     31852980                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1532121361800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  57456124795                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1589577486595                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.997032                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.933112                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.994645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49846.158109                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 51484.905460                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49903.572181                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data              4331                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 4331                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              87                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 87                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       129600                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        129600                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          4418                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             4418                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.019692                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.019692                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1489.655172                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1489.655172                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           87                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             87                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      1566400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      1566400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.019692                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.019692                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 18004.597701                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 18004.597701                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          839                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          839                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     31831101                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         31831101                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     31831101                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     31831101                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       573583                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           573583                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       573583                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       573583                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.996558                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     92137316                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   43692082                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.108787                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      74.696109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker  1056.133220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.071324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.255163                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2855.514230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   108.326511                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.018236                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.257845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.697147                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.026447                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            524                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             22                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3550                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  138                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  381                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   19                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  188                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1209                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2150                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.127930                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.005371                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.866699                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  413460422                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 413460422                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker    648582656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        39552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           809984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data       1968504960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     71422720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          2689359872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       809984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          809984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     30695488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         30695488                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker     10134104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          618                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst             12656                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          30757890                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1115980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             42021248                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         479617                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              479617                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker    266068607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker        16225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst              332280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           807541440                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher     29299802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1103258355                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          332280                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             332280                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         12592236                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              12592236                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         12592236                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker    266068607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker        16225                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             332280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          807541440                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher     29299802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1115850591                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1420                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            42001778                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 839                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                839                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        479617                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          41860187                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                87                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              20890                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             20890                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       42000358                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         318747                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         3654                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port    126701134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total    126705652                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               126705652                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         7308                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   2720055360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   2720063532                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2720063532                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           48099076                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 48099076    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             48099076                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              850695                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy            3307800                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       128193811417                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       210109919000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       90537451                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     42441259                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq            27653062                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           59705611                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                839                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               839                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1053200                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     31831630                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         43208103                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             4418                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            4418                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             33651                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            33651                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          28061                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      32024487                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        319013                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       319013                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84185                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     97144999                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         4024                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     55276413                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              152509621                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3591936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   4123866668                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port        15664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port    221014696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              4348488964                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        43710567                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30878264                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         103751443                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.013219                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.114212                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               102380025     98.68%     98.68% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1371390      1.32%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      28      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           103751443                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4326795482000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        74130441287                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          33679587                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       38600926717                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1656095                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy       22119689510                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      64838005                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     32432602                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          529                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1347918                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1347890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
