

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_141_7'
================================================================
* Date:           Wed Sep 14 20:24:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.976 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_7  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     139|     261|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_22_1_1_U84  |mux_32_22_1_1  |        0|   0|  0|  14|    0|
    |mux_32_22_1_1_U88  |mux_32_22_1_1  |        0|   0|  0|  14|    0|
    |mux_42_22_1_1_U85  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U86  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U87  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U89  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U90  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    |mux_42_22_1_1_U91  |mux_42_22_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0| 148|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_216_p2    |         +|   0|  0|   9|           2|           2|
    |i_V_14_fu_330_p2       |         +|   0|  0|  12|           4|           2|
    |icmp_ln1065_fu_188_p2  |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  32|          11|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |i_V_6_fu_52               |   9|          2|    4|          8|
    |x_imag_3taps_V_0_2_fu_68  |   9|          2|   22|         44|
    |x_imag_3taps_V_1_2_fu_72  |   9|          2|   22|         44|
    |x_imag_3taps_V_2_2_fu_76  |   9|          2|   22|         44|
    |x_real_3taps_V_0_2_fu_56  |   9|          2|   22|         44|
    |x_real_3taps_V_1_2_fu_60  |   9|          2|   22|         44|
    |x_real_3taps_V_2_2_fu_64  |   9|          2|   22|         44|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  81|         18|  138|        276|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_V_6_fu_52               |   4|   0|    4|          0|
    |x_imag_3taps_V_0_2_fu_68  |  22|   0|   22|          0|
    |x_imag_3taps_V_1_2_fu_72  |  22|   0|   22|          0|
    |x_imag_3taps_V_2_2_fu_76  |  22|   0|   22|          0|
    |x_real_3taps_V_0_2_fu_56  |  22|   0|   22|          0|
    |x_real_3taps_V_1_2_fu_60  |  22|   0|   22|          0|
    |x_real_3taps_V_2_2_fu_64  |  22|   0|   22|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 139|   0|  139|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  channel_gen_Pipeline_VITIS_LOOP_141_7|  return value|
|x_imag_3taps_V_2_1             |   in|   22|     ap_none|                     x_imag_3taps_V_2_1|        scalar|
|x_imag_3taps_V_1_1             |   in|   22|     ap_none|                     x_imag_3taps_V_1_1|        scalar|
|x_imag_3taps_V_0_1             |   in|   22|     ap_none|                     x_imag_3taps_V_0_1|        scalar|
|x_real_3taps_V_2_1             |   in|   22|     ap_none|                     x_real_3taps_V_2_1|        scalar|
|x_real_3taps_V_1_1             |   in|   22|     ap_none|                     x_real_3taps_V_1_1|        scalar|
|x_real_3taps_V_0_1             |   in|   22|     ap_none|                     x_real_3taps_V_0_1|        scalar|
|i_V                            |   in|    4|     ap_none|                                    i_V|        scalar|
|x_imag_3taps_V_2_2_out         |  out|   22|      ap_vld|                 x_imag_3taps_V_2_2_out|       pointer|
|x_imag_3taps_V_2_2_out_ap_vld  |  out|    1|      ap_vld|                 x_imag_3taps_V_2_2_out|       pointer|
|x_imag_3taps_V_1_2_out         |  out|   22|      ap_vld|                 x_imag_3taps_V_1_2_out|       pointer|
|x_imag_3taps_V_1_2_out_ap_vld  |  out|    1|      ap_vld|                 x_imag_3taps_V_1_2_out|       pointer|
|x_real_3taps_V_2_2_out         |  out|   22|      ap_vld|                 x_real_3taps_V_2_2_out|       pointer|
|x_real_3taps_V_2_2_out_ap_vld  |  out|    1|      ap_vld|                 x_real_3taps_V_2_2_out|       pointer|
|x_real_3taps_V_1_2_out         |  out|   22|      ap_vld|                 x_real_3taps_V_1_2_out|       pointer|
|x_real_3taps_V_1_2_out_ap_vld  |  out|    1|      ap_vld|                 x_real_3taps_V_1_2_out|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_V_6 = alloca i32 1"   --->   Operation 4 'alloca' 'i_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_real_3taps_V_0_2 = alloca i32 1"   --->   Operation 5 'alloca' 'x_real_3taps_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2 = alloca i32 1"   --->   Operation 6 'alloca' 'x_real_3taps_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2 = alloca i32 1"   --->   Operation 7 'alloca' 'x_real_3taps_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_0_2 = alloca i32 1"   --->   Operation 8 'alloca' 'x_imag_3taps_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'x_imag_3taps_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2 = alloca i32 1"   --->   Operation 10 'alloca' 'x_imag_3taps_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V"   --->   Operation 11 'read' 'i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_real_3taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_0_1"   --->   Operation 12 'read' 'x_real_3taps_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_1_1"   --->   Operation 13 'read' 'x_real_3taps_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_2_1"   --->   Operation 14 'read' 'x_real_3taps_V_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_0_1"   --->   Operation 15 'read' 'x_imag_3taps_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_1_1"   --->   Operation 16 'read' 'x_imag_3taps_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_2_1"   --->   Operation 17 'read' 'x_imag_3taps_V_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_3taps_V_2_1_read, i22 %x_imag_3taps_V_2_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_3taps_V_1_1_read, i22 %x_imag_3taps_V_1_2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_3taps_V_0_1_read, i22 %x_imag_3taps_V_0_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_3taps_V_2_1_read, i22 %x_real_3taps_V_2_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_3taps_V_1_1_read, i22 %x_real_3taps_V_1_2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_3taps_V_0_1_read, i22 %x_real_3taps_V_0_2"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %i_V_read, i4 %i_V_6"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3844"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_V_13 = load i4 %i_V_6"   --->   Operation 26 'load' 'i_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln1065 = icmp_eq  i4 %i_V_13, i4 0"   --->   Operation 28 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln1065, void %.split57, void %._crit_edge3845.loopexit.exitStub" [../channel_code/channel_gen.cpp:141]   --->   Operation 29 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%x_real_3taps_V_0_2_load = load i22 %x_real_3taps_V_0_2"   --->   Operation 30 'load' 'x_real_3taps_V_0_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2_load = load i22 %x_real_3taps_V_1_2"   --->   Operation 31 'load' 'x_real_3taps_V_1_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2_load = load i22 %x_real_3taps_V_2_2"   --->   Operation 32 'load' 'x_real_3taps_V_2_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_0_2_load = load i22 %x_imag_3taps_V_0_2"   --->   Operation 33 'load' 'x_imag_3taps_V_0_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2_load_1 = load i22 %x_imag_3taps_V_1_2"   --->   Operation 34 'load' 'x_imag_3taps_V_1_2_load_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2_load_1 = load i22 %x_imag_3taps_V_2_2"   --->   Operation 35 'load' 'x_imag_3taps_V_2_2_load_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../channel_code/channel_gen.cpp:18]   --->   Operation 36 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1526 = trunc i4 %i_V_13"   --->   Operation 37 'trunc' 'trunc_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.54ns)   --->   "%add_ln142 = add i2 %trunc_ln1526, i2 3" [../channel_code/channel_gen.cpp:142]   --->   Operation 38 'add' 'add_ln142' <Predicate = (!icmp_ln1065)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.47ns)   --->   "%x_real_3taps_V_2 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %x_real_3taps_V_0_2_load, i22 %x_real_3taps_V_1_2_load, i22 %x_real_3taps_V_2_2_load, i2 %add_ln142" [../channel_code/channel_gen.cpp:142]   --->   Operation 39 'mux' 'x_real_3taps_V_2' <Predicate = (!icmp_ln1065)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.52ns)   --->   "%x_real_3taps_V_0_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_real_3taps_V_2, i22 %x_real_3taps_V_0_2_load, i22 %x_real_3taps_V_0_2_load, i22 %x_real_3taps_V_0_2_load, i2 %trunc_ln1526" [../channel_code/channel_gen.cpp:142]   --->   Operation 40 'mux' 'x_real_3taps_V_0_3' <Predicate = (!icmp_ln1065)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.52ns)   --->   "%x_real_3taps_V_1_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_real_3taps_V_1_2_load, i22 %x_real_3taps_V_2, i22 %x_real_3taps_V_1_2_load, i22 %x_real_3taps_V_1_2_load, i2 %trunc_ln1526" [../channel_code/channel_gen.cpp:142]   --->   Operation 41 'mux' 'x_real_3taps_V_1_3' <Predicate = (!icmp_ln1065)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.52ns)   --->   "%x_real_3taps_V_2_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_real_3taps_V_2_2_load, i22 %x_real_3taps_V_2_2_load, i22 %x_real_3taps_V_2, i22 %x_real_3taps_V_2, i2 %trunc_ln1526" [../channel_code/channel_gen.cpp:142]   --->   Operation 42 'mux' 'x_real_3taps_V_2_3' <Predicate = (!icmp_ln1065)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.47ns)   --->   "%x_imag_3taps_V_2 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %x_imag_3taps_V_0_2_load, i22 %x_imag_3taps_V_1_2_load_1, i22 %x_imag_3taps_V_2_2_load_1, i2 %add_ln142" [../channel_code/channel_gen.cpp:143]   --->   Operation 43 'mux' 'x_imag_3taps_V_2' <Predicate = (!icmp_ln1065)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.52ns)   --->   "%x_imag_3taps_V_0_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_imag_3taps_V_2, i22 %x_imag_3taps_V_0_2_load, i22 %x_imag_3taps_V_0_2_load, i22 %x_imag_3taps_V_0_2_load, i2 %trunc_ln1526" [../channel_code/channel_gen.cpp:143]   --->   Operation 44 'mux' 'x_imag_3taps_V_0_3' <Predicate = (!icmp_ln1065)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.52ns)   --->   "%x_imag_3taps_V_1_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_imag_3taps_V_1_2_load_1, i22 %x_imag_3taps_V_2, i22 %x_imag_3taps_V_1_2_load_1, i22 %x_imag_3taps_V_1_2_load_1, i2 %trunc_ln1526" [../channel_code/channel_gen.cpp:143]   --->   Operation 45 'mux' 'x_imag_3taps_V_1_3' <Predicate = (!icmp_ln1065)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.52ns)   --->   "%x_imag_3taps_V_2_3 = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %x_imag_3taps_V_2_2_load_1, i22 %x_imag_3taps_V_2_2_load_1, i22 %x_imag_3taps_V_2, i22 %x_imag_3taps_V_2, i2 %trunc_ln1526" [../channel_code/channel_gen.cpp:143]   --->   Operation 46 'mux' 'x_imag_3taps_V_2_3' <Predicate = (!icmp_ln1065)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%i_V_14 = add i4 %i_V_13, i4 15"   --->   Operation 47 'add' 'i_V_14' <Predicate = (!icmp_ln1065)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln143 = store i22 %x_imag_3taps_V_2_3, i22 %x_imag_3taps_V_2_2" [../channel_code/channel_gen.cpp:143]   --->   Operation 48 'store' 'store_ln143' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln143 = store i22 %x_imag_3taps_V_1_3, i22 %x_imag_3taps_V_1_2" [../channel_code/channel_gen.cpp:143]   --->   Operation 49 'store' 'store_ln143' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln143 = store i22 %x_imag_3taps_V_0_3, i22 %x_imag_3taps_V_0_2" [../channel_code/channel_gen.cpp:143]   --->   Operation 50 'store' 'store_ln143' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln142 = store i22 %x_real_3taps_V_2_3, i22 %x_real_3taps_V_2_2" [../channel_code/channel_gen.cpp:142]   --->   Operation 51 'store' 'store_ln142' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln142 = store i22 %x_real_3taps_V_1_3, i22 %x_real_3taps_V_1_2" [../channel_code/channel_gen.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln142 = store i22 %x_real_3taps_V_0_3, i22 %x_real_3taps_V_0_2" [../channel_code/channel_gen.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln871 = store i4 %i_V_14, i4 %i_V_6"   --->   Operation 54 'store' 'store_ln871' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3844"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2_load_1 = load i22 %x_real_3taps_V_1_2"   --->   Operation 56 'load' 'x_real_3taps_V_1_2_load_1' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2_load_1 = load i22 %x_real_3taps_V_2_2"   --->   Operation 57 'load' 'x_real_3taps_V_2_2_load_1' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2_load = load i22 %x_imag_3taps_V_1_2"   --->   Operation 58 'load' 'x_imag_3taps_V_1_2_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2_load = load i22 %x_imag_3taps_V_2_2"   --->   Operation 59 'load' 'x_imag_3taps_V_2_2_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_imag_3taps_V_2_2_out, i22 %x_imag_3taps_V_2_2_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_imag_3taps_V_1_2_out, i22 %x_imag_3taps_V_1_2_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_real_3taps_V_2_2_out, i22 %x_real_3taps_V_2_2_load_1"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_real_3taps_V_1_2_out, i22 %x_real_3taps_V_1_2_load_1"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_imag_3taps_V_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_3taps_V_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_3taps_V_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_3taps_V_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_3taps_V_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_3taps_V_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_3taps_V_2_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_imag_3taps_V_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_real_3taps_V_2_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_real_3taps_V_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V_6                     (alloca      ) [ 011]
x_real_3taps_V_0_2        (alloca      ) [ 011]
x_real_3taps_V_1_2        (alloca      ) [ 011]
x_real_3taps_V_2_2        (alloca      ) [ 011]
x_imag_3taps_V_0_2        (alloca      ) [ 011]
x_imag_3taps_V_1_2        (alloca      ) [ 011]
x_imag_3taps_V_2_2        (alloca      ) [ 011]
i_V_read                  (read        ) [ 000]
x_real_3taps_V_0_1_read   (read        ) [ 000]
x_real_3taps_V_1_1_read   (read        ) [ 000]
x_real_3taps_V_2_1_read   (read        ) [ 000]
x_imag_3taps_V_0_1_read   (read        ) [ 000]
x_imag_3taps_V_1_1_read   (read        ) [ 000]
x_imag_3taps_V_2_1_read   (read        ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
store_ln0                 (store       ) [ 000]
br_ln0                    (br          ) [ 000]
i_V_13                    (load        ) [ 000]
specpipeline_ln0          (specpipeline) [ 000]
icmp_ln1065               (icmp        ) [ 011]
br_ln141                  (br          ) [ 000]
x_real_3taps_V_0_2_load   (load        ) [ 000]
x_real_3taps_V_1_2_load   (load        ) [ 000]
x_real_3taps_V_2_2_load   (load        ) [ 000]
x_imag_3taps_V_0_2_load   (load        ) [ 000]
x_imag_3taps_V_1_2_load_1 (load        ) [ 000]
x_imag_3taps_V_2_2_load_1 (load        ) [ 000]
specloopname_ln18         (specloopname) [ 000]
trunc_ln1526              (trunc       ) [ 000]
add_ln142                 (add         ) [ 000]
x_real_3taps_V_2          (mux         ) [ 000]
x_real_3taps_V_0_3        (mux         ) [ 000]
x_real_3taps_V_1_3        (mux         ) [ 000]
x_real_3taps_V_2_3        (mux         ) [ 000]
x_imag_3taps_V_2          (mux         ) [ 000]
x_imag_3taps_V_0_3        (mux         ) [ 000]
x_imag_3taps_V_1_3        (mux         ) [ 000]
x_imag_3taps_V_2_3        (mux         ) [ 000]
i_V_14                    (add         ) [ 000]
store_ln143               (store       ) [ 000]
store_ln143               (store       ) [ 000]
store_ln143               (store       ) [ 000]
store_ln142               (store       ) [ 000]
store_ln142               (store       ) [ 000]
store_ln142               (store       ) [ 000]
store_ln871               (store       ) [ 000]
br_ln0                    (br          ) [ 000]
x_real_3taps_V_1_2_load_1 (load        ) [ 000]
x_real_3taps_V_2_2_load_1 (load        ) [ 000]
x_imag_3taps_V_1_2_load   (load        ) [ 000]
x_imag_3taps_V_2_2_load   (load        ) [ 000]
write_ln0                 (write       ) [ 000]
write_ln0                 (write       ) [ 000]
write_ln0                 (write       ) [ 000]
write_ln0                 (write       ) [ 000]
ret_ln0                   (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_imag_3taps_V_2_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_imag_3taps_V_1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_imag_3taps_V_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_real_3taps_V_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_2_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_real_3taps_V_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_real_3taps_V_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_0_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_imag_3taps_V_2_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_2_2_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_imag_3taps_V_1_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_3taps_V_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_real_3taps_V_2_2_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_2_2_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_real_3taps_V_1_2_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_3taps_V_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i22.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i22.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_V_6_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_6/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_real_3taps_V_0_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_3taps_V_0_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_real_3taps_V_1_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_3taps_V_1_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_real_3taps_V_2_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_real_3taps_V_2_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_imag_3taps_V_0_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_3taps_V_0_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_imag_3taps_V_1_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_3taps_V_1_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_imag_3taps_V_2_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_imag_3taps_V_2_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_real_3taps_V_0_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="22" slack="0"/>
<pin id="88" dir="0" index="1" bw="22" slack="0"/>
<pin id="89" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_3taps_V_0_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_real_3taps_V_1_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="22" slack="0"/>
<pin id="95" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_3taps_V_1_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_real_3taps_V_2_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="22" slack="0"/>
<pin id="100" dir="0" index="1" bw="22" slack="0"/>
<pin id="101" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_3taps_V_2_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_imag_3taps_V_0_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="22" slack="0"/>
<pin id="106" dir="0" index="1" bw="22" slack="0"/>
<pin id="107" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_3taps_V_0_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_imag_3taps_V_1_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="22" slack="0"/>
<pin id="112" dir="0" index="1" bw="22" slack="0"/>
<pin id="113" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_3taps_V_1_1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_imag_3taps_V_2_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="22" slack="0"/>
<pin id="118" dir="0" index="1" bw="22" slack="0"/>
<pin id="119" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_3taps_V_2_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="22" slack="0"/>
<pin id="125" dir="0" index="2" bw="22" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="22" slack="0"/>
<pin id="132" dir="0" index="2" bw="22" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="22" slack="0"/>
<pin id="139" dir="0" index="2" bw="22" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="22" slack="0"/>
<pin id="146" dir="0" index="2" bw="22" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="22" slack="0"/>
<pin id="152" dir="0" index="1" bw="22" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="22" slack="0"/>
<pin id="157" dir="0" index="1" bw="22" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="22" slack="0"/>
<pin id="162" dir="0" index="1" bw="22" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="22" slack="0"/>
<pin id="167" dir="0" index="1" bw="22" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="22" slack="0"/>
<pin id="172" dir="0" index="1" bw="22" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="22" slack="0"/>
<pin id="177" dir="0" index="1" bw="22" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_V_13_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_13/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln1065_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_real_3taps_V_0_2_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="1"/>
<pin id="196" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_3taps_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="x_real_3taps_V_1_2_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="22" slack="1"/>
<pin id="199" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_3taps_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_real_3taps_V_2_2_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="1"/>
<pin id="202" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_3taps_V_2_2_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="x_imag_3taps_V_0_2_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="1"/>
<pin id="205" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_3taps_V_0_2_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_imag_3taps_V_1_2_load_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="22" slack="1"/>
<pin id="208" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_3taps_V_1_2_load_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="x_imag_3taps_V_2_2_load_1_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="22" slack="1"/>
<pin id="211" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_3taps_V_2_2_load_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln1526_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1526/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln142_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_real_3taps_V_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="22" slack="0"/>
<pin id="224" dir="0" index="1" bw="22" slack="0"/>
<pin id="225" dir="0" index="2" bw="22" slack="0"/>
<pin id="226" dir="0" index="3" bw="22" slack="0"/>
<pin id="227" dir="0" index="4" bw="2" slack="0"/>
<pin id="228" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_real_3taps_V_2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_real_3taps_V_0_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="22" slack="0"/>
<pin id="236" dir="0" index="1" bw="22" slack="0"/>
<pin id="237" dir="0" index="2" bw="22" slack="0"/>
<pin id="238" dir="0" index="3" bw="22" slack="0"/>
<pin id="239" dir="0" index="4" bw="22" slack="0"/>
<pin id="240" dir="0" index="5" bw="2" slack="0"/>
<pin id="241" dir="1" index="6" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_real_3taps_V_0_3/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="x_real_3taps_V_1_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="22" slack="0"/>
<pin id="250" dir="0" index="1" bw="22" slack="0"/>
<pin id="251" dir="0" index="2" bw="22" slack="0"/>
<pin id="252" dir="0" index="3" bw="22" slack="0"/>
<pin id="253" dir="0" index="4" bw="22" slack="0"/>
<pin id="254" dir="0" index="5" bw="2" slack="0"/>
<pin id="255" dir="1" index="6" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_real_3taps_V_1_3/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_real_3taps_V_2_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="22" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="0" index="2" bw="22" slack="0"/>
<pin id="266" dir="0" index="3" bw="22" slack="0"/>
<pin id="267" dir="0" index="4" bw="22" slack="0"/>
<pin id="268" dir="0" index="5" bw="2" slack="0"/>
<pin id="269" dir="1" index="6" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_real_3taps_V_2_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="x_imag_3taps_V_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="22" slack="0"/>
<pin id="278" dir="0" index="1" bw="22" slack="0"/>
<pin id="279" dir="0" index="2" bw="22" slack="0"/>
<pin id="280" dir="0" index="3" bw="22" slack="0"/>
<pin id="281" dir="0" index="4" bw="2" slack="0"/>
<pin id="282" dir="1" index="5" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_imag_3taps_V_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="x_imag_3taps_V_0_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="22" slack="0"/>
<pin id="290" dir="0" index="1" bw="22" slack="0"/>
<pin id="291" dir="0" index="2" bw="22" slack="0"/>
<pin id="292" dir="0" index="3" bw="22" slack="0"/>
<pin id="293" dir="0" index="4" bw="22" slack="0"/>
<pin id="294" dir="0" index="5" bw="2" slack="0"/>
<pin id="295" dir="1" index="6" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_imag_3taps_V_0_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_imag_3taps_V_1_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="0"/>
<pin id="304" dir="0" index="1" bw="22" slack="0"/>
<pin id="305" dir="0" index="2" bw="22" slack="0"/>
<pin id="306" dir="0" index="3" bw="22" slack="0"/>
<pin id="307" dir="0" index="4" bw="22" slack="0"/>
<pin id="308" dir="0" index="5" bw="2" slack="0"/>
<pin id="309" dir="1" index="6" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_imag_3taps_V_1_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_imag_3taps_V_2_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="22" slack="0"/>
<pin id="318" dir="0" index="1" bw="22" slack="0"/>
<pin id="319" dir="0" index="2" bw="22" slack="0"/>
<pin id="320" dir="0" index="3" bw="22" slack="0"/>
<pin id="321" dir="0" index="4" bw="22" slack="0"/>
<pin id="322" dir="0" index="5" bw="2" slack="0"/>
<pin id="323" dir="1" index="6" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_imag_3taps_V_2_3/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_V_14_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_14/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln143_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="0"/>
<pin id="338" dir="0" index="1" bw="22" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln143_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="22" slack="0"/>
<pin id="343" dir="0" index="1" bw="22" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln143_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="22" slack="0"/>
<pin id="348" dir="0" index="1" bw="22" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln142_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="0"/>
<pin id="353" dir="0" index="1" bw="22" slack="1"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln142_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="0" index="1" bw="22" slack="1"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln142_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="22" slack="0"/>
<pin id="363" dir="0" index="1" bw="22" slack="1"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln871_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="1"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln871/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="x_real_3taps_V_1_2_load_1_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="22" slack="1"/>
<pin id="373" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_3taps_V_1_2_load_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="x_real_3taps_V_2_2_load_1_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="22" slack="1"/>
<pin id="377" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_3taps_V_2_2_load_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="x_imag_3taps_V_1_2_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="22" slack="1"/>
<pin id="381" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_3taps_V_1_2_load/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="x_imag_3taps_V_2_2_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="22" slack="1"/>
<pin id="385" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_3taps_V_2_2_load/2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_V_6_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V_6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="x_real_3taps_V_0_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="22" slack="0"/>
<pin id="396" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_real_3taps_V_0_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="x_real_3taps_V_1_2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="22" slack="0"/>
<pin id="403" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_real_3taps_V_1_2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="x_real_3taps_V_2_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="22" slack="0"/>
<pin id="411" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_real_3taps_V_2_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="x_imag_3taps_V_0_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="0"/>
<pin id="419" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_imag_3taps_V_0_2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="x_imag_3taps_V_1_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="22" slack="0"/>
<pin id="426" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_imag_3taps_V_1_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="x_imag_3taps_V_2_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="0"/>
<pin id="434" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="x_imag_3taps_V_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="116" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="110" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="104" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="98" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="92" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="86" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="80" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="215"><net_src comp="185" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="194" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="197" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="200" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="222" pin=4"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="222" pin="5"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="194" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="194" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="246"><net_src comp="194" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="247"><net_src comp="212" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="197" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="222" pin="5"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="197" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="260"><net_src comp="197" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="212" pin="1"/><net_sink comp="248" pin=5"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="200" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="200" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="222" pin="5"/><net_sink comp="262" pin=3"/></net>

<net id="274"><net_src comp="222" pin="5"/><net_sink comp="262" pin=4"/></net>

<net id="275"><net_src comp="212" pin="1"/><net_sink comp="262" pin=5"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="203" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="206" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="209" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="287"><net_src comp="216" pin="2"/><net_sink comp="276" pin=4"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="276" pin="5"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="203" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="203" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="203" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="301"><net_src comp="212" pin="1"/><net_sink comp="288" pin=5"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="206" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="276" pin="5"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="206" pin="1"/><net_sink comp="302" pin=3"/></net>

<net id="314"><net_src comp="206" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="315"><net_src comp="212" pin="1"/><net_sink comp="302" pin=5"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="209" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="209" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="276" pin="5"/><net_sink comp="316" pin=3"/></net>

<net id="328"><net_src comp="276" pin="5"/><net_sink comp="316" pin=4"/></net>

<net id="329"><net_src comp="212" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="334"><net_src comp="185" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="316" pin="6"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="302" pin="6"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="288" pin="6"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="262" pin="6"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="248" pin="6"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="234" pin="6"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="330" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="390"><net_src comp="52" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="397"><net_src comp="56" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="404"><net_src comp="60" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="412"><net_src comp="64" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="420"><net_src comp="68" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="427"><net_src comp="72" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="435"><net_src comp="76" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="383" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_imag_3taps_V_2_2_out | {2 }
	Port: x_imag_3taps_V_1_2_out | {2 }
	Port: x_real_3taps_V_2_2_out | {2 }
	Port: x_real_3taps_V_1_2_out | {2 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : x_imag_3taps_V_2_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : x_imag_3taps_V_1_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : x_imag_3taps_V_0_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : x_real_3taps_V_2_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : x_real_3taps_V_1_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : x_real_3taps_V_0_1 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_141_7 : i_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln1065 : 1
		br_ln141 : 2
		trunc_ln1526 : 1
		add_ln142 : 2
		x_real_3taps_V_2 : 3
		x_real_3taps_V_0_3 : 4
		x_real_3taps_V_1_3 : 4
		x_real_3taps_V_2_3 : 4
		x_imag_3taps_V_2 : 3
		x_imag_3taps_V_0_3 : 4
		x_imag_3taps_V_1_3 : 4
		x_imag_3taps_V_2_3 : 4
		i_V_14 : 1
		store_ln143 : 5
		store_ln143 : 5
		store_ln143 : 5
		store_ln142 : 5
		store_ln142 : 5
		store_ln142 : 5
		store_ln871 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |       x_real_3taps_V_2_fu_222       |    0    |    14   |
|          |      x_real_3taps_V_0_3_fu_234      |    0    |    20   |
|          |      x_real_3taps_V_1_3_fu_248      |    0    |    20   |
|    mux   |      x_real_3taps_V_2_3_fu_262      |    0    |    20   |
|          |       x_imag_3taps_V_2_fu_276       |    0    |    14   |
|          |      x_imag_3taps_V_0_3_fu_288      |    0    |    20   |
|          |      x_imag_3taps_V_1_3_fu_302      |    0    |    20   |
|          |      x_imag_3taps_V_2_3_fu_316      |    0    |    20   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln142_fu_216          |    0    |    9    |
|          |            i_V_14_fu_330            |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln1065_fu_188         |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|          |         i_V_read_read_fu_80         |    0    |    0    |
|          |  x_real_3taps_V_0_1_read_read_fu_86 |    0    |    0    |
|          |  x_real_3taps_V_1_1_read_read_fu_92 |    0    |    0    |
|   read   |  x_real_3taps_V_2_1_read_read_fu_98 |    0    |    0    |
|          | x_imag_3taps_V_0_1_read_read_fu_104 |    0    |    0    |
|          | x_imag_3taps_V_1_1_read_read_fu_110 |    0    |    0    |
|          | x_imag_3taps_V_2_1_read_read_fu_116 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_122       |    0    |    0    |
|   write  |        write_ln0_write_fu_129       |    0    |    0    |
|          |        write_ln0_write_fu_136       |    0    |    0    |
|          |        write_ln0_write_fu_143       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |         trunc_ln1526_fu_212         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   178   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       i_V_6_reg_387      |    4   |
|x_imag_3taps_V_0_2_reg_417|   22   |
|x_imag_3taps_V_1_2_reg_424|   22   |
|x_imag_3taps_V_2_2_reg_432|   22   |
|x_real_3taps_V_0_2_reg_394|   22   |
|x_real_3taps_V_1_2_reg_401|   22   |
|x_real_3taps_V_2_2_reg_409|   22   |
+--------------------------+--------+
|           Total          |   136  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   178  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   136  |    -   |
+-----------+--------+--------+
|   Total   |   136  |   178  |
+-----------+--------+--------+
