samsung_clk_register_div	,	F_14
samsung_clk_of_add_provider	,	F_16
NOTIFY_DONE	,	V_8
writel_relaxed	,	F_3
"cplla"	,	L_3
u32	,	T_1
samsung_clk_register_fixed_rate	,	F_11
pr_warn	,	F_18
ext_clk_match	,	V_16
val	,	V_5
ARRAY_SIZE	,	F_9
samsung_clk_init	,	F_7
exynos5440_div_clks	,	V_20
exynos5440_gate_clks	,	V_21
ctx	,	V_12
"exynos5440 clock initialization complete\n"	,	L_9
this	,	V_2
"xtal"	,	L_4
register_restart_handler	,	F_17
readl_relaxed	,	F_2
"%s: failed to map clock controller registers,"	,	L_1
__func__	,	V_13
pr_err	,	F_6
unused	,	V_4
exynos5440_fixed_rate_clks	,	V_17
exynos5440_clk_restart_notify	,	F_1
"exynos5440 clock can't register restart handler\n"	,	L_6
_get_rate	,	F_20
"arm_clk"	,	L_8
status	,	V_6
np	,	V_10
samsung_clk_register_mux	,	F_13
code	,	V_3
device_node	,	V_9
exynos5440_clk_restart_handler	,	V_22
reg_base	,	V_7
samsung_clk_register_pll2550x	,	F_10
"Exynos5440: arm_clk = %ldHz\n"	,	L_7
" aborting clock initialization\n"	,	L_2
CLK_NR_CLKS	,	V_14
samsung_clk_of_register_fixed_ext	,	F_8
pr_info	,	F_19
exynos5440_clk_init	,	F_4
exynos5440_mux_clks	,	V_19
samsung_clk_register_fixed_factor	,	F_12
"cpllb"	,	L_5
exynos5440_fixed_factor_clks	,	V_18
samsung_clk_provider	,	V_11
exynos5440_fixed_rate_ext_clks	,	V_15
__init	,	T_2
of_iomap	,	F_5
samsung_clk_register_gate	,	F_15
notifier_block	,	V_1
