Analysis & Synthesis report for riscv_core
Fri Oct 15 18:16:41 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component|altsyncram_3ps3:auto_generated
 15. Source assignments for CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated
 16. Source assignments for CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component|altsyncram_fir3:auto_generated
 17. Parameter Settings for User Entity Instance: CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: cpu_clock:inst3|altpll:altpll_component
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|multiplexer_16_to_1:multiplexer"
 24. Port Connectivity Checks: "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha3"
 25. Port Connectivity Checks: "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha0"
 26. Port Connectivity Checks: "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance"
 27. Port Connectivity Checks: "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance"
 28. Port Connectivity Checks: "CPU:inst|decoder:decoder_instance"
 29. Port Connectivity Checks: "CPU:inst|state_flags:state_flags_instance"
 30. Port Connectivity Checks: "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance"
 31. Port Connectivity Checks: "CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha13"
 32. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|two_wide_carry_manager:c1"
 33. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u4"
 34. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux31"
 35. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux30"
 36. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux29"
 37. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux28"
 38. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux27"
 39. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux26"
 40. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux25"
 41. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux24"
 42. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux23"
 43. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux22"
 44. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux21"
 45. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux20"
 46. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux19"
 47. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux18"
 48. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux17"
 49. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux16"
 50. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4"
 51. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux31"
 52. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux30"
 53. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux29"
 54. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux28"
 55. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux27"
 56. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux26"
 57. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux25"
 58. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux24"
 59. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3"
 60. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux31"
 61. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux30"
 62. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux29"
 63. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux28"
 64. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2"
 65. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux31"
 66. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux30"
 67. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1"
 68. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux31"
 69. Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 15 18:16:41 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; riscv_core                                  ;
; Top-level Entity Name              ; riscv_core                                  ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 899                                         ;
;     Total combinational functions  ; 899                                         ;
;     Dedicated logic registers      ; 93                                          ;
; Total registers                    ; 93                                          ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 25,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256C8G    ;                    ;
; Top-level entity name                                            ; riscv_core         ; riscv_core         ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+----------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                  ; Library ;
+----------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../CPU/ALU/others/ALU_inputs_manager.vhd                    ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd                            ;         ;
; ../../external_components/uart_tx/memory_clk_state_machine.vhd ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd         ;         ;
; ../../CPU/memory/memory_address_manager.vhd                    ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd                            ;         ;
; ../../external_components/uart_tx/uart_tx.vhd                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd                          ;         ;
; ../../external_components/uart_tx/multiplexer_16_to_1.vhd      ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd              ;         ;
; ../../external_components/uart_tx/half_adder.vhd               ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd                       ;         ;
; ../../external_components/uart_tx/counter_4_bits.vhd           ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd                   ;         ;
; ../../external_components/uart_tx/address_decoder.vhd          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd                  ;         ;
; ../../external_components/IO_manager.vhd                       ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd                               ;         ;
; ../../CPU/state_flags/state_flags.vhd                          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd                                  ;         ;
; ../../CPU/register_file/x0_manager.vhd                         ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd                                 ;         ;
; ../../CPU/register_file/register_file_unit.vhd                 ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd                         ;         ;
; ../../CPU/register_file/port_A_input_manager.vhd               ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd                       ;         ;
; ../../CPU/register_file/load_manager.vhd                       ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd                               ;         ;
; ../../CPU/PC/PC_unit.vhd                                       ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd                                               ;         ;
; ../../CPU/PC/multiplexer_32_to_16.vhd                          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd                                  ;         ;
; ../../CPU/PC/incrementer_16_bits_by_4.vhd                      ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd                              ;         ;
; ../../CPU/memory/ROM_unit.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd                                          ;         ;
; ../../CPU/memory/RAM_unit.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd                                          ;         ;
; ../../CPU/memory/memory_manager.vhd                            ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd                                    ;         ;
; ../../CPU/internal_registers/temporary_register.vhd            ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd                    ;         ;
; ../../CPU/decoder/registers_file_controler.vhd                 ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd                         ;         ;
; ../../CPU/decoder/memory_operations_controler.vhd              ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd                      ;         ;
; ../../CPU/decoder/instruction_type_decoder.vhd                 ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd                         ;         ;
; ../../CPU/decoder/instruction_format_decoder.vhd               ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd                       ;         ;
; ../../CPU/decoder/immediate_generator.vhd                      ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd                              ;         ;
; ../../CPU/decoder/decoder.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd                                          ;         ;
; ../../CPU/decoder/alu_opcode_feeder.vhd                        ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd                                ;         ;
; ../../CPU/ALU/shift_unit/shift_way_converter.vhd               ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd                       ;         ;
; ../../CPU/ALU/shift_unit/shift_unit.vhd                        ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd                                ;         ;
; ../../CPU/ALU/shift_unit/multiplexer_row_b4.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd                        ;         ;
; ../../CPU/ALU/shift_unit/multiplexer_row_b3.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd                        ;         ;
; ../../CPU/ALU/shift_unit/multiplexer_row_b2.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd                        ;         ;
; ../../CPU/ALU/shift_unit/multiplexer_row_b1.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd                        ;         ;
; ../../CPU/ALU/shift_unit/multiplexer_row_b0.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd                        ;         ;
; ../../CPU/ALU/shift_unit/multiplexer_2_to_1.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd                        ;         ;
; ../../CPU/ALU/others/multiplexer_128_to_32.vhd                 ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd                         ;         ;
; ../../CPU/ALU/logic_unit/logic_unit.vhd                        ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd                                ;         ;
; ../../CPU/ALU/logic_unit/logic_bloc_1_bit.vhd                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd                          ;         ;
; ../../CPU/ALU/comparator_unit/multiplexer_block.vhd            ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd                    ;         ;
; ../../CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd           ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd                   ;         ;
; ../../CPU/ALU/comparator_unit/logic_block_signed.vhd           ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd                   ;         ;
; ../../CPU/ALU/comparator_unit/logic_block.vhd                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd                          ;         ;
; ../../CPU/ALU/comparator_unit/comparator_unit.vhd              ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd                      ;         ;
; ../../CPU/ALU/comparator_unit/block_2_bits_signed.vhd          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd                  ;         ;
; ../../CPU/ALU/comparator_unit/block_2_bits.vhd                 ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd                         ;         ;
; ../../CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd                  ;         ;
; ../../CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd       ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd               ;         ;
; ../../CPU/ALU/arithmetic_unit/sub_converter.vhd                ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd                        ;         ;
; ../../CPU/ALU/arithmetic_unit/carry_generator.vhd              ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd                      ;         ;
; ../../CPU/ALU/arithmetic_unit/arithmetic_unit.vhd              ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd                      ;         ;
; ../../CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd                  ;         ;
; ../../CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd           ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd                   ;         ;
; ../../CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd    ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd            ;         ;
; ../../CPU/ALU/ALU_package.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd                                          ;         ;
; ../../CPU/ALU/ALU.vhd                                          ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd                                                  ;         ;
; ../../CPU/CPU.vhd                                              ; yes             ; User VHDL File                     ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd                                                      ;         ;
; riscv_core.bdf                                                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/riscv_core.bdf                ;         ;
; BRAMs/register_file_block.vhd                                  ; yes             ; User Wizard-Generated File         ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd ;         ;
; BRAMs/RAM_block.vhd                                            ; yes             ; User Wizard-Generated File         ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd           ;         ;
; BRAMs/ROM_block.vhd                                            ; yes             ; User Wizard-Generated File         ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd           ;         ;
; PLL/cpu_clock.vhd                                              ; yes             ; User Wizard-Generated File         ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd             ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; aglobal201.inc                                                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                         ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; db/altsyncram_3ps3.tdf                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_3ps3.tdf        ;         ;
; db/altsyncram_ju54.tdf                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_ju54.tdf        ;         ;
; db/altsyncram_fir3.tdf                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_fir3.tdf        ;         ;
; altpll.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;         ;
; stratix_pll.inc                                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;         ;
; stratixii_pll.inc                                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;         ;
; cycloneii_pll.inc                                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;         ;
; db/cpu_clock_altpll1.v                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v        ;         ;
+----------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 899                                                                                       ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 899                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 519                                                                                       ;
;     -- 3 input functions                    ; 311                                                                                       ;
;     -- <=2 input functions                  ; 69                                                                                        ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 899                                                                                       ;
;     -- arithmetic mode                      ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total registers                             ; 93                                                                                        ;
;     -- Dedicated logic registers            ; 93                                                                                        ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 3                                                                                         ;
; Total memory bits                           ; 25600                                                                                     ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; cpu_clock:inst3|altpll:altpll_component|cpu_clock_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 190                                                                                       ;
; Total fan-out                               ; 4898                                                                                      ;
; Average fan-out                             ; 4.47                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                       ; Entity Name                 ; Library Name ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |riscv_core                                                                 ; 899 (1)             ; 93 (0)                    ; 25600       ; 0            ; 0       ; 0         ; 3    ; 0            ; |riscv_core                                                                                                                                                                                               ; riscv_core                  ; work         ;
;    |CPU:inst|                                                               ; 898 (0)             ; 93 (0)                    ; 25600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst                                                                                                                                                                                      ; CPU                         ; work         ;
;       |ALU_package:ALU_package_instance|                                    ; 604 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance                                                                                                                                                     ; ALU_package                 ; work         ;
;          |ALU:ALU_instance|                                                 ; 510 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance                                                                                                                                    ; ALU                         ; work         ;
;             |arithmetic_unit:arithmetic_unit_0|                             ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0                                                                                                  ; arithmetic_unit             ; work         ;
;                |adder_block_16_bits:u1|                                     ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1                                                                           ; adder_block_16_bits         ; work         ;
;                   |adder_block_8_bits:u1|                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1                                                     ; adder_block_8_bits          ; work         ;
;                      |adder_block_4_bits_serial:u1|                         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |adder_block_4_bits_serial:u2|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |two_wide_carry_manager:c1|                            ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|two_wide_carry_manager:c1                           ; two_wide_carry_manager      ; work         ;
;                   |adder_block_8_bits:u2|                                   ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2                                                     ; adder_block_8_bits          ; work         ;
;                      |adder_block_4_bits_serial:u1|                         ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |adder_block_4_bits_serial:u2|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |two_wide_carry_manager:c1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u2|two_wide_carry_manager:c1                           ; two_wide_carry_manager      ; work         ;
;                   |two_wide_carry_manager:c1|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|two_wide_carry_manager:c1                                                 ; two_wide_carry_manager      ; work         ;
;                |adder_block_16_bits:u2|                                     ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2                                                                           ; adder_block_16_bits         ; work         ;
;                   |adder_block_8_bits:u1|                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1                                                     ; adder_block_8_bits          ; work         ;
;                      |adder_block_4_bits_serial:u1|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |adder_block_4_bits_serial:u2|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|adder_block_4_bits_serial:u2|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |two_wide_carry_manager:c1|                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u1|two_wide_carry_manager:c1                           ; two_wide_carry_manager      ; work         ;
;                   |adder_block_8_bits:u2|                                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2                                                     ; adder_block_8_bits          ; work         ;
;                      |adder_block_4_bits_serial:u1|                         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1                        ; adder_block_4_bits_serial   ; work         ;
;                         |carry_generator:c1|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|carry_generator:c1     ; carry_generator             ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u1|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |adder_block_4_bits_serial:u2|                         ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2                        ; adder_block_4_bits_serial   ; work         ;
;                         |upgraded_full_adder:u1|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u1 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u2|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u2 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u3 ; upgraded_full_adder         ; work         ;
;                         |upgraded_full_adder:u4|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|adder_block_4_bits_serial:u2|upgraded_full_adder:u4 ; upgraded_full_adder         ; work         ;
;                      |two_wide_carry_manager:c1|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|adder_block_8_bits:u2|two_wide_carry_manager:c1                           ; two_wide_carry_manager      ; work         ;
;                   |two_wide_carry_manager:c1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u2|two_wide_carry_manager:c1                                                 ; two_wide_carry_manager      ; work         ;
;                |sub_converter:sub_compliance|                               ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|sub_converter:sub_compliance                                                                     ; sub_converter               ; work         ;
;                |two_wide_carry_manager:c1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|two_wide_carry_manager:c1                                                                        ; two_wide_carry_manager      ; work         ;
;             |comparator_unit:comparator_unit_0|                             ; 66 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0                                                                                                  ; comparator_unit             ; work         ;
;                |block_2_bits:stage_2_bits_10|                               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_10                                                                     ; block_2_bits                ; work         ;
;                   |multiplexer_block:mux|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_10|multiplexer_block:mux                                               ; multiplexer_block           ; work         ;
;                |block_2_bits:stage_2_bits_2|                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_2                                                                      ; block_2_bits                ; work         ;
;                   |multiplexer_block:mux|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_2|multiplexer_block:mux                                                ; multiplexer_block           ; work         ;
;                |block_2_bits:stage_2_bits_4|                                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_4                                                                      ; block_2_bits                ; work         ;
;                   |multiplexer_block:mux|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_4|multiplexer_block:mux                                                ; multiplexer_block           ; work         ;
;                |block_2_bits:stage_2_bits_6|                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_6                                                                      ; block_2_bits                ; work         ;
;                   |multiplexer_block:mux|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_6|multiplexer_block:mux                                                ; multiplexer_block           ; work         ;
;                |multiplexer_4_to_1:mux|                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_4_to_1:mux                                                                           ; multiplexer_4_to_1          ; work         ;
;                |multiplexer_block:stage_16_bits_0|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_16_bits_0                                                                ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_16_bits_1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_16_bits_1                                                                ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_32_bits_0|                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_32_bits_0                                                                ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_0|                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_0                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_1|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_1                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_2|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_2                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_3|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_3                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_4|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_4                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_5|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_5                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_4_bits_6|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_4_bits_6                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_8_bits_0|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_8_bits_0                                                                 ; multiplexer_block           ; work         ;
;                |multiplexer_block:stage_8_bits_2|                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_block:stage_8_bits_2                                                                 ; multiplexer_block           ; work         ;
;             |logic_unit:logic_unit_0|                                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0                                                                                                            ; logic_unit                  ; work         ;
;                |logic_bloc_1_bit:b0|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b0                                                                                        ; logic_bloc_1_bit            ; work         ;
;             |multiplexer_128_to_32:mux|                                     ; 114 (114)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|multiplexer_128_to_32:mux                                                                                                          ; multiplexer_128_to_32       ; work         ;
;             |shift_unit:shift_unit_0|                                       ; 191 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0                                                                                                            ; shift_unit                  ; work         ;
;                |multiplexer_row_b0:mux_b0|                                  ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0                                                                                  ; multiplexer_row_b0          ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux0                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux10|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux10                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux11|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux11                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux12|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux12                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux13|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux13                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux14|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux14                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux16|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux16                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux17|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux17                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux18|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux18                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux19|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux19                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux1                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux20|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux20                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux21|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux21                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux22|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux22                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux23|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux23                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux24|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux24                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux25|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux25                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux26|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux26                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux27|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux27                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux28|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux28                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux2                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux3|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux3                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux4|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux4                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux5|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux5                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux6|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux6                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux7|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux7                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux8|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux8                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux9|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux9                                                          ; multiplexer_2_to_1          ; work         ;
;                |multiplexer_row_b1:mux_b1|                                  ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1                                                                                  ; multiplexer_row_b1          ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux0                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux14|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux14                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux16|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux16                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux18|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux18                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux19|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux19                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux1                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux20|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux20                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux21|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux21                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux22|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux22                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux23|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux23                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux24|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux24                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux25|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux25                                                         ; multiplexer_2_to_1          ; work         ;
;                |multiplexer_row_b2:mux_b2|                                  ; 36 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2                                                                                  ; multiplexer_row_b2          ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux0                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux10|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux10                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux11|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux11                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux12|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux12                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux13|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux13                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux14|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux14                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux15|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux15                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux16|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux16                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux17|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux17                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux18|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux18                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux19|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux19                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux1                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux2|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux2                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux3|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux3                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux4|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux4                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux5|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux5                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux6|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux6                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux7|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux7                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux8|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux8                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux9|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux9                                                          ; multiplexer_2_to_1          ; work         ;
;                |multiplexer_row_b3:mux_b3|                                  ; 10 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3                                                                                  ; multiplexer_row_b3          ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux0                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux1                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux2|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux2                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux3|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux3                                                          ; multiplexer_2_to_1          ; work         ;
;                |multiplexer_row_b4:mux_b4|                                  ; 71 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4                                                                                  ; multiplexer_row_b4          ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux0                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux10|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux10                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux11|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux11                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux12|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux12                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux13|                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux13                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux14|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux14                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux15|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux15                                                         ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux1                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux2|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux2                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux3|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux3                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux4|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux4                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux5|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux5                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux6|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux6                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux7|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux7                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux8|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux8                                                          ; multiplexer_2_to_1          ; work         ;
;                   |multiplexer_2_to_1:mux9|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux9                                                          ; multiplexer_2_to_1          ; work         ;
;                |shift_way_converter:input_converter|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter                                                                        ; shift_way_converter         ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux0                                                ; multiplexer_2_to_1          ; work         ;
;                |shift_way_converter:output_converter|                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter                                                                       ; shift_way_converter         ; work         ;
;                   |multiplexer_2_to_1:mux0|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:output_converter|multiplexer_2_to_1:mux0                                               ; multiplexer_2_to_1          ; work         ;
;          |ALU_inputs_manager:ALU_inputs_manager_instance|                   ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU_inputs_manager:ALU_inputs_manager_instance                                                                                                      ; ALU_inputs_manager          ; work         ;
;       |IO_manager:IO_manager_instance|                                      ; 34 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance                                                                                                                                                       ; IO_manager                  ; work         ;
;          |uart_tx:uart_tx_instance|                                         ; 34 (19)             ; 41 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance                                                                                                                              ; uart_tx                     ; work         ;
;             |address_decoder:decoder|                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|address_decoder:decoder                                                                                                      ; address_decoder             ; work         ;
;             |counter_4_bits:counter|                                        ; 5 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter                                                                                                       ; counter_4_bits              ; work         ;
;                |half_adder:ha1|                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha1                                                                                        ; half_adder                  ; work         ;
;             |memory_clk_state_machine:memory_clk_state_machine_instance|    ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|memory_clk_state_machine:memory_clk_state_machine_instance                                                                   ; memory_clk_state_machine    ; work         ;
;       |PC_unit:PC_unit_instance|                                            ; 41 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance                                                                                                                                                             ; PC_unit                     ; work         ;
;          |incrementer_16_bits_by_4:inc|                                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc                                                                                                                                ; incrementer_16_bits_by_4    ; work         ;
;             |half_adder:ha11|                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha11                                                                                                                ; half_adder                  ; work         ;
;             |half_adder:ha12|                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha12                                                                                                                ; half_adder                  ; work         ;
;             |half_adder:ha13|                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha13                                                                                                                ; half_adder                  ; work         ;
;             |half_adder:ha2|                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha2                                                                                                                 ; half_adder                  ; work         ;
;             |half_adder:ha3|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha3                                                                                                                 ; half_adder                  ; work         ;
;             |half_adder:ha5|                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha5                                                                                                                 ; half_adder                  ; work         ;
;             |half_adder:ha6|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha6                                                                                                                 ; half_adder                  ; work         ;
;             |half_adder:ha8|                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha8                                                                                                                 ; half_adder                  ; work         ;
;             |half_adder:ha9|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha9                                                                                                                 ; half_adder                  ; work         ;
;          |multiplexer_32_to_16:mux|                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|multiplexer_32_to_16:mux                                                                                                                                    ; multiplexer_32_to_16        ; work         ;
;       |decoder:decoder_instance|                                            ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance                                                                                                                                                             ; decoder                     ; work         ;
;          |alu_opcode_feeder:alu_opcode_feeder_instance|                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance|alu_opcode_feeder:alu_opcode_feeder_instance                                                                                                                ; alu_opcode_feeder           ; work         ;
;          |immediate_generator:immediate_generator_instance|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance|immediate_generator:immediate_generator_instance                                                                                                            ; immediate_generator         ; work         ;
;          |instruction_format_decoder:instruction_format_decoder_instance|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance|instruction_format_decoder:instruction_format_decoder_instance                                                                                              ; instruction_format_decoder  ; work         ;
;          |instruction_type_decoder:instruction_type_decoder_instance|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance|instruction_type_decoder:instruction_type_decoder_instance                                                                                                  ; instruction_type_decoder    ; work         ;
;          |memory_operations_controler:memory_operations_controler_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance|memory_operations_controler:memory_operations_controler_instance                                                                                            ; memory_operations_controler ; work         ;
;          |registers_file_controler:registers_file_controler_instance|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|decoder:decoder_instance|registers_file_controler:registers_file_controler_instance                                                                                                  ; registers_file_controler    ; work         ;
;       |memory_address_manager:memory_address_manager_instance|              ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_address_manager:memory_address_manager_instance                                                                                                                               ; memory_address_manager      ; work         ;
;       |memory_manager:memory_manager_instance|                              ; 23 (17)             ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance                                                                                                                                               ; memory_manager              ; work         ;
;          |RAM_unit:RAM_unit_instance|                                       ; 6 (6)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance                                                                                                                    ; RAM_unit                    ; work         ;
;             |RAM_block:RAM_block_instance|                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance                                                                                       ; RAM_block                   ; work         ;
;                |altsyncram:altsyncram_component|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component                                                       ; altsyncram                  ; work         ;
;                   |altsyncram_fir3:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component|altsyncram_fir3:auto_generated                        ; altsyncram_fir3             ; work         ;
;          |ROM_unit:ROM_unit_instance|                                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance                                                                                                                    ; ROM_unit                    ; work         ;
;             |ROM_block:ROM_instance|                                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance                                                                                             ; ROM_block                   ; work         ;
;                |altsyncram:altsyncram_component|                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component                                                             ; altsyncram                  ; work         ;
;                   |altsyncram_ju54:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated                              ; altsyncram_ju54             ; work         ;
;       |register_file_unit:register_file_unit_instance|                      ; 132 (0)             ; 2 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance                                                                                                                                       ; register_file_unit          ; work         ;
;          |port_A_input_manager:port_A_input_manager_instance|               ; 96 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance                                                                                    ; port_A_input_manager        ; work         ;
;             |load_manager:load_manager_instance|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|load_manager:load_manager_instance                                                 ; load_manager                ; work         ;
;          |register_file_block:register_file_block_instance|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance                                                                                      ; register_file_block         ; work         ;
;             |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component                                                      ; altsyncram                  ; work         ;
;                |altsyncram_3ps3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component|altsyncram_3ps3:auto_generated                       ; altsyncram_3ps3             ; work         ;
;          |x0_manager:x0_manager_a|                                          ; 34 (34)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|x0_manager:x0_manager_a                                                                                                               ; x0_manager                  ; work         ;
;          |x0_manager:x0_manager_b|                                          ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|x0_manager:x0_manager_b                                                                                                               ; x0_manager                  ; work         ;
;       |state_flags:state_flags_instance|                                    ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|state_flags:state_flags_instance                                                                                                                                                     ; state_flags                 ; work         ;
;       |temporary_register:temporary_register_instance|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|CPU:inst|temporary_register:temporary_register_instance                                                                                                                                       ; temporary_register          ; work         ;
;    |cpu_clock:inst3|                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|cpu_clock:inst3                                                                                                                                                                               ; cpu_clock                   ; work         ;
;       |altpll:altpll_component|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|cpu_clock:inst3|altpll:altpll_component                                                                                                                                                       ; altpll                      ; work         ;
;          |cpu_clock_altpll1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_core|cpu_clock:inst3|altpll:altpll_component|cpu_clock_altpll1:auto_generated                                                                                                                      ; cpu_clock_altpll1           ; work         ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component|altsyncram_fir3:auto_generated|ALTSYNCRAM  ; M9K  ; Single Port    ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component|altsyncram_3ps3:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                      ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance  ; BRAMs/RAM_block.vhd           ;
; Altera ; ROM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance        ; BRAMs/ROM_block.vhd           ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance ; BRAMs/register_file_block.vhd ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |riscv_core|cpu_clock:inst3                                                                                          ; PLL/cpu_clock.vhd             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                           ; Reason for Removal                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|load_manager:load_manager_instance|registered_memory_lsbs[0] ; Merged with CPU:inst|temporary_register:temporary_register_instance|registered_values[0]                 ;
; CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|load_manager:load_manager_instance|registered_memory_lsbs[1] ; Merged with CPU:inst|temporary_register:temporary_register_instance|registered_values[1]                 ;
; CPU:inst|memory_manager:memory_manager_instance|current_mux_selector[0]                                                                                                 ; Merged with CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|memory_address_register[14] ;
; CPU:inst|memory_manager:memory_manager_instance|current_mux_selector[1]                                                                                                 ; Merged with CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|memory_address_register[15] ;
; Total Number of Removed Registers = 4                                                                                                                                   ;                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|tx_signal                                                                   ; 3       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|current_value[1]                                     ; 5       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|current_value[3]                                     ; 6       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[6]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[7]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|current_value[0]                                     ; 10      ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[5]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[4]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[8]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[3]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[2]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|mux_input[9]                                                                ; 1       ;
; CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|memory_clk_state_machine:memory_clk_state_machine_instance|current_state[0] ; 2       ;
; Total number of inverted registers = 13                                                                                                      ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|current_PC_address_internal[2]                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|current_PC_address_internal[1]                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |riscv_core|CPU:inst|PC_unit:PC_unit_instance|current_PC_address_internal[14]                                                                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |riscv_core|CPU:inst|temporary_register:temporary_register_instance|registered_values[18]                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |riscv_core|CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|current_value[3]                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |riscv_core|CPU:inst|memory_manager:memory_manager_instance|Mux12                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU_inputs_manager:ALU_inputs_manager_instance|Selector34                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux5|Selector0                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|load_manager:load_manager_instance|converted_memory_out_bus ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux11|Selector0                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |riscv_core|CPU:inst|decoder:decoder_instance|registers_file_controler:registers_file_controler_instance|register_address_a[1]                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux13|Selector0                        ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; No         ; |riscv_core|CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|multiplexer_128_to_32:mux|Mux28                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|Selector31                                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |riscv_core|CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|Selector23                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component|altsyncram_3ps3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component|altsyncram_fir3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_3ps3      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                                                                                         ; Type                                      ;
+------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                             ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                            ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                           ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                            ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                           ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                                                                                             ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ; Untyped                                   ;
; WIDTH_A                            ; 32                                                                                            ; Signed Integer                            ;
; WIDTHAD_A                          ; 9                                                                                             ; Signed Integer                            ;
; NUMWORDS_A                         ; 512                                                                                           ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                                                          ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                                                          ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                          ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                                                                                          ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                                                          ; Untyped                                   ;
; WIDTH_B                            ; 32                                                                                            ; Signed Integer                            ;
; WIDTHAD_B                          ; 9                                                                                             ; Signed Integer                            ;
; NUMWORDS_B                         ; 512                                                                                           ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1                                                                                        ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                        ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                        ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                        ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                        ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                                                                                          ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                          ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                                                          ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                                                          ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                          ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                                                          ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                                                             ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                                                                                             ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; M9K                                                                                           ; Untyped                                   ;
; BYTE_SIZE                          ; 8                                                                                             ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                          ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                          ; Untyped                                   ;
; INIT_FILE                          ; C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/programs/hello_world/testons.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                        ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 512                                                                                           ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                        ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                        ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                        ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                                                        ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                               ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                                                                                         ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                         ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                                                             ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                                                                                 ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_ju54                                                                               ; Untyped                                   ;
+------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_fir3      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_clock:inst3|altpll:altpll_component ;
+-------------------------------+-----------------------------+------------------------+
; Parameter Name                ; Value                       ; Type                   ;
+-------------------------------+-----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=cpu_clock ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 83333                       ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                ;
; LOCK_HIGH                     ; 1                           ; Untyped                ;
; LOCK_LOW                      ; 1                           ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                ;
; SKIP_VCO                      ; OFF                         ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                ;
; BANDWIDTH                     ; 0                           ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 6                           ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                ;
; CLK1_DIVIDE_BY                ; 625                         ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 12                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                ;
; VCO_MIN                       ; 0                           ; Untyped                ;
; VCO_MAX                       ; 0                           ; Untyped                ;
; VCO_CENTER                    ; 0                           ; Untyped                ;
; PFD_MIN                       ; 0                           ; Untyped                ;
; PFD_MAX                       ; 0                           ; Untyped                ;
; M_INITIAL                     ; 0                           ; Untyped                ;
; M                             ; 0                           ; Untyped                ;
; N                             ; 1                           ; Untyped                ;
; M2                            ; 1                           ; Untyped                ;
; N2                            ; 1                           ; Untyped                ;
; SS                            ; 1                           ; Untyped                ;
; C0_HIGH                       ; 0                           ; Untyped                ;
; C1_HIGH                       ; 0                           ; Untyped                ;
; C2_HIGH                       ; 0                           ; Untyped                ;
; C3_HIGH                       ; 0                           ; Untyped                ;
; C4_HIGH                       ; 0                           ; Untyped                ;
; C5_HIGH                       ; 0                           ; Untyped                ;
; C6_HIGH                       ; 0                           ; Untyped                ;
; C7_HIGH                       ; 0                           ; Untyped                ;
; C8_HIGH                       ; 0                           ; Untyped                ;
; C9_HIGH                       ; 0                           ; Untyped                ;
; C0_LOW                        ; 0                           ; Untyped                ;
; C1_LOW                        ; 0                           ; Untyped                ;
; C2_LOW                        ; 0                           ; Untyped                ;
; C3_LOW                        ; 0                           ; Untyped                ;
; C4_LOW                        ; 0                           ; Untyped                ;
; C5_LOW                        ; 0                           ; Untyped                ;
; C6_LOW                        ; 0                           ; Untyped                ;
; C7_LOW                        ; 0                           ; Untyped                ;
; C8_LOW                        ; 0                           ; Untyped                ;
; C9_LOW                        ; 0                           ; Untyped                ;
; C0_INITIAL                    ; 0                           ; Untyped                ;
; C1_INITIAL                    ; 0                           ; Untyped                ;
; C2_INITIAL                    ; 0                           ; Untyped                ;
; C3_INITIAL                    ; 0                           ; Untyped                ;
; C4_INITIAL                    ; 0                           ; Untyped                ;
; C5_INITIAL                    ; 0                           ; Untyped                ;
; C6_INITIAL                    ; 0                           ; Untyped                ;
; C7_INITIAL                    ; 0                           ; Untyped                ;
; C8_INITIAL                    ; 0                           ; Untyped                ;
; C9_INITIAL                    ; 0                           ; Untyped                ;
; C0_MODE                       ; BYPASS                      ; Untyped                ;
; C1_MODE                       ; BYPASS                      ; Untyped                ;
; C2_MODE                       ; BYPASS                      ; Untyped                ;
; C3_MODE                       ; BYPASS                      ; Untyped                ;
; C4_MODE                       ; BYPASS                      ; Untyped                ;
; C5_MODE                       ; BYPASS                      ; Untyped                ;
; C6_MODE                       ; BYPASS                      ; Untyped                ;
; C7_MODE                       ; BYPASS                      ; Untyped                ;
; C8_MODE                       ; BYPASS                      ; Untyped                ;
; C9_MODE                       ; BYPASS                      ; Untyped                ;
; C0_PH                         ; 0                           ; Untyped                ;
; C1_PH                         ; 0                           ; Untyped                ;
; C2_PH                         ; 0                           ; Untyped                ;
; C3_PH                         ; 0                           ; Untyped                ;
; C4_PH                         ; 0                           ; Untyped                ;
; C5_PH                         ; 0                           ; Untyped                ;
; C6_PH                         ; 0                           ; Untyped                ;
; C7_PH                         ; 0                           ; Untyped                ;
; C8_PH                         ; 0                           ; Untyped                ;
; C9_PH                         ; 0                           ; Untyped                ;
; L0_HIGH                       ; 1                           ; Untyped                ;
; L1_HIGH                       ; 1                           ; Untyped                ;
; G0_HIGH                       ; 1                           ; Untyped                ;
; G1_HIGH                       ; 1                           ; Untyped                ;
; G2_HIGH                       ; 1                           ; Untyped                ;
; G3_HIGH                       ; 1                           ; Untyped                ;
; E0_HIGH                       ; 1                           ; Untyped                ;
; E1_HIGH                       ; 1                           ; Untyped                ;
; E2_HIGH                       ; 1                           ; Untyped                ;
; E3_HIGH                       ; 1                           ; Untyped                ;
; L0_LOW                        ; 1                           ; Untyped                ;
; L1_LOW                        ; 1                           ; Untyped                ;
; G0_LOW                        ; 1                           ; Untyped                ;
; G1_LOW                        ; 1                           ; Untyped                ;
; G2_LOW                        ; 1                           ; Untyped                ;
; G3_LOW                        ; 1                           ; Untyped                ;
; E0_LOW                        ; 1                           ; Untyped                ;
; E1_LOW                        ; 1                           ; Untyped                ;
; E2_LOW                        ; 1                           ; Untyped                ;
; E3_LOW                        ; 1                           ; Untyped                ;
; L0_INITIAL                    ; 1                           ; Untyped                ;
; L1_INITIAL                    ; 1                           ; Untyped                ;
; G0_INITIAL                    ; 1                           ; Untyped                ;
; G1_INITIAL                    ; 1                           ; Untyped                ;
; G2_INITIAL                    ; 1                           ; Untyped                ;
; G3_INITIAL                    ; 1                           ; Untyped                ;
; E0_INITIAL                    ; 1                           ; Untyped                ;
; E1_INITIAL                    ; 1                           ; Untyped                ;
; E2_INITIAL                    ; 1                           ; Untyped                ;
; E3_INITIAL                    ; 1                           ; Untyped                ;
; L0_MODE                       ; BYPASS                      ; Untyped                ;
; L1_MODE                       ; BYPASS                      ; Untyped                ;
; G0_MODE                       ; BYPASS                      ; Untyped                ;
; G1_MODE                       ; BYPASS                      ; Untyped                ;
; G2_MODE                       ; BYPASS                      ; Untyped                ;
; G3_MODE                       ; BYPASS                      ; Untyped                ;
; E0_MODE                       ; BYPASS                      ; Untyped                ;
; E1_MODE                       ; BYPASS                      ; Untyped                ;
; E2_MODE                       ; BYPASS                      ; Untyped                ;
; E3_MODE                       ; BYPASS                      ; Untyped                ;
; L0_PH                         ; 0                           ; Untyped                ;
; L1_PH                         ; 0                           ; Untyped                ;
; G0_PH                         ; 0                           ; Untyped                ;
; G1_PH                         ; 0                           ; Untyped                ;
; G2_PH                         ; 0                           ; Untyped                ;
; G3_PH                         ; 0                           ; Untyped                ;
; E0_PH                         ; 0                           ; Untyped                ;
; E1_PH                         ; 0                           ; Untyped                ;
; E2_PH                         ; 0                           ; Untyped                ;
; E3_PH                         ; 0                           ; Untyped                ;
; M_PH                          ; 0                           ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                ;
; CBXI_PARAMETER                ; cpu_clock_altpll1           ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone 10 LP               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                        ;
; Entity Instance                           ; CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; cpu_clock:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|multiplexer_16_to_1:multiplexer" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                       ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------+
; i[15..10] ; Input ; Info     ; Stuck at VCC                                                                                  ;
; i[1..0]   ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha3" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter|half_adder:ha0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                                                                             ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|decoder:decoder_instance"                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; is_r_type             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_i_type             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_s_type             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_b_type             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_u_type             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_j_type             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_store_instruction  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_op_imm_instruction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_op_instruction     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_auipc_instruction  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_lui_instruction    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|state_flags:state_flags_instance"                                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; is_reset_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; enable_a ; Input ; Info     ; Stuck at VCC                                                                                           ;
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha13"      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|two_wide_carry_manager:c1" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; c_p_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; c_g_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u4" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux31" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux30" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux29" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux28" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux27" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux26" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux25" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux24" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux23" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux22" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux21" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux20" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux19" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux18" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux17" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4|multiplexer_2_to_1:mux16" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o[47..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux31" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux30" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux29" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux28" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux27" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux26" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux25" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3|multiplexer_2_to_1:mux24" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o[39..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux31" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux30" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux29" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2|multiplexer_2_to_1:mux28" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o[35..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux31" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1|multiplexer_2_to_1:mux30" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0|multiplexer_2_to_1:mux31" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; o[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 93                          ;
;     ENA               ; 19                          ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 4                           ;
;     plain             ; 65                          ;
; cycloneiii_lcell_comb ; 900                         ;
;     normal            ; 900                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 311                         ;
;         4 data inputs ; 519                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 24.00                       ;
; Average LUT depth     ; 11.65                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 15 18:16:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_core -c riscv_core
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/alu_inputs_manager.vhd
    Info (12022): Found design unit 1: ALU_inputs_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd Line: 17
    Info (12023): Found entity 1: ALU_inputs_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/ALU_inputs_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/tb_cpu.vhd
    Info (12022): Found design unit 1: tb_CPU-test_bench File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/tb_CPU.vhd Line: 8
    Info (12023): Found entity 1: tb_CPU File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/tb_CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd
    Info (12022): Found design unit 1: memory_clk_state_machine-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd Line: 16
    Info (12023): Found entity 1: memory_clk_state_machine File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/memory_clk_state_machine.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/memory_address_manager.vhd
    Info (12022): Found design unit 1: memory_address_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd Line: 13
    Info (12023): Found entity 1: memory_address_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_address_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd Line: 17
    Info (12023): Found entity 1: uart_tx File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd
    Info (12022): Found design unit 1: multiplexer_16_to_1-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd Line: 12
    Info (12023): Found entity 1: multiplexer_16_to_1 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/multiplexer_16_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd
    Info (12022): Found design unit 1: half_adder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd Line: 14
    Info (12023): Found entity 1: half_adder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd
    Info (12022): Found design unit 1: counter_4_bits-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd Line: 13
    Info (12023): Found entity 1: counter_4_bits File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/counter_4_bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd
    Info (12022): Found design unit 1: address_decoder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd Line: 12
    Info (12023): Found entity 1: address_decoder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/address_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/external_components/io_manager.vhd
    Info (12022): Found design unit 1: IO_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd Line: 17
    Info (12023): Found entity 1: IO_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/state_flags/state_flags.vhd
    Info (12022): Found design unit 1: state_flags-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd Line: 15
    Info (12023): Found entity 1: state_flags File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/state_flags/state_flags.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/x0_manager.vhd
    Info (12022): Found design unit 1: x0_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd Line: 13
    Info (12023): Found entity 1: x0_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/x0_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/register_file_unit.vhd
    Info (12022): Found design unit 1: register_file_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd Line: 25
    Info (12023): Found entity 1: register_file_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/port_a_input_manager.vhd
    Info (12022): Found design unit 1: port_A_input_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd Line: 19
    Info (12023): Found entity 1: port_A_input_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/register_file/load_manager.vhd
    Info (12022): Found design unit 1: load_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd Line: 17
    Info (12023): Found entity 1: load_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/load_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/pc_unit.vhd
    Info (12022): Found design unit 1: PC_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd Line: 21
    Info (12023): Found entity 1: PC_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/multiplexer_32_to_16.vhd
    Info (12022): Found design unit 1: multiplexer_32_to_16-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd Line: 13
    Info (12023): Found entity 1: multiplexer_32_to_16 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/multiplexer_32_to_16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/incrementer_16_bits_by_4.vhd
    Info (12022): Found design unit 1: incrementer_16_bits_by_4-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd Line: 12
    Info (12023): Found entity 1: incrementer_16_bits_by_4 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd Line: 4
Info (15248): File "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/half_adder.vhd" is a duplicate of already analyzed file "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/half_adder.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/pc/half_adder.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/rom_unit.vhd
    Info (12022): Found design unit 1: ROM_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd Line: 15
    Info (12023): Found entity 1: ROM_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/ram_unit.vhd
    Info (12022): Found design unit 1: RAM_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd Line: 16
    Info (12023): Found entity 1: RAM_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/memory/memory_manager.vhd
    Info (12022): Found design unit 1: memory_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd Line: 20
    Info (12023): Found entity 1: memory_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/internal_registers/temporary_register.vhd
    Info (12022): Found design unit 1: temporary_register-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd Line: 12
    Info (12023): Found entity 1: temporary_register File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/internal_registers/temporary_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/registers_file_controler.vhd
    Info (12022): Found design unit 1: registers_file_controler-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd Line: 30
    Info (12023): Found entity 1: registers_file_controler File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/registers_file_controler.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/memory_operations_controler.vhd
    Info (12022): Found design unit 1: memory_operations_controler-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd Line: 17
    Info (12023): Found entity 1: memory_operations_controler File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/memory_operations_controler.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/instruction_type_decoder.vhd
    Info (12022): Found design unit 1: instruction_type_decoder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd Line: 19
    Info (12023): Found entity 1: instruction_type_decoder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_type_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/instruction_format_decoder.vhd
    Info (12022): Found design unit 1: instruction_format_decoder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd Line: 24
    Info (12023): Found entity 1: instruction_format_decoder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/instruction_format_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/immediate_generator.vhd
    Info (12022): Found design unit 1: immediate_generator-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd Line: 16
    Info (12023): Found entity 1: immediate_generator File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/immediate_generator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/decoder.vhd
    Info (12022): Found design unit 1: decoder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 48
    Info (12023): Found entity 1: decoder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/decoder/alu_opcode_feeder.vhd
    Info (12022): Found design unit 1: alu_opcode_feeder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd Line: 27
    Info (12023): Found entity 1: alu_opcode_feeder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/alu_opcode_feeder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/shift_way_converter.vhd
    Info (12022): Found design unit 1: shift_way_converter-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd Line: 13
    Info (12023): Found entity 1: shift_way_converter File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/shift_unit.vhd
    Info (12022): Found design unit 1: shift_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 15
    Info (12023): Found entity 1: shift_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b4.vhd
    Info (12022): Found design unit 1: multiplexer_row_b4-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_row_b4 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b3.vhd
    Info (12022): Found design unit 1: multiplexer_row_b3-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_row_b3 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b2.vhd
    Info (12022): Found design unit 1: multiplexer_row_b2-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_row_b2 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b1.vhd
    Info (12022): Found design unit 1: multiplexer_row_b1-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_row_b1 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_row_b0.vhd
    Info (12022): Found design unit 1: multiplexer_row_b0-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_row_b0 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_row_b0.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/shift_unit/multiplexer_2_to_1.vhd
    Info (12022): Found design unit 1: multiplexer_2_to_1-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_2_to_1 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/multiplexer_2_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/multiplexer_128_to_32.vhd
    Info (12022): Found design unit 1: multiplexer_128_to_32-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd Line: 13
    Info (12023): Found entity 1: multiplexer_128_to_32 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/multiplexer_128_to_32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/others/encoder_4_to_2.vhd
    Info (12022): Found design unit 1: encoder_4_to_2-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/encoder_4_to_2.vhd Line: 12
    Info (12023): Found entity 1: encoder_4_to_2 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/others/encoder_4_to_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/logic_unit/logic_unit.vhd
    Info (12022): Found design unit 1: logic_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd Line: 14
    Info (12023): Found entity 1: logic_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/logic_unit/logic_bloc_1_bit.vhd
    Info (12022): Found design unit 1: logic_bloc_1_bit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd Line: 14
    Info (12023): Found entity 1: logic_bloc_1_bit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_bloc_1_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/multiplexer_block.vhd
    Info (12022): Found design unit 1: multiplexer_block-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd Line: 14
    Info (12023): Found entity 1: multiplexer_block File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_block.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/multiplexer_4_to_1.vhd
    Info (12022): Found design unit 1: multiplexer_4_to_1-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd Line: 13
    Info (12023): Found entity 1: multiplexer_4_to_1 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/multiplexer_4_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/logic_block_signed.vhd
    Info (12022): Found design unit 1: logic_block_signed-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd Line: 15
    Info (12023): Found entity 1: logic_block_signed File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block_signed.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/logic_block.vhd
    Info (12022): Found design unit 1: logic_block-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd Line: 14
    Info (12023): Found entity 1: logic_block File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/logic_block.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/comparator_unit.vhd
    Info (12022): Found design unit 1: comparator_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd Line: 15
    Info (12023): Found entity 1: comparator_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/block_2_bits_signed.vhd
    Info (12022): Found design unit 1: block_2_bits_signed-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd Line: 15
    Info (12023): Found entity 1: block_2_bits_signed File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/comparator_unit/block_2_bits.vhd
    Info (12022): Found design unit 1: block_2_bits-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd Line: 14
    Info (12023): Found entity 1: block_2_bits File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/upgraded_full_adder.vhd
    Info (12022): Found design unit 1: upgraded_full_adder-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd Line: 18
    Info (12023): Found entity 1: upgraded_full_adder File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/upgraded_full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/two_wide_carry_manager.vhd
    Info (12022): Found design unit 1: two_wide_carry_manager-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd Line: 15
    Info (12023): Found entity 1: two_wide_carry_manager File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/two_wide_carry_manager.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/sub_converter.vhd
    Info (12022): Found design unit 1: sub_converter-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd Line: 13
    Info (12023): Found entity 1: sub_converter File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/sub_converter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/carry_generator.vhd
    Info (12022): Found design unit 1: carry_generator-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd Line: 14
    Info (12023): Found entity 1: carry_generator File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/carry_generator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/arithmetic_unit.vhd
    Info (12022): Found design unit 1: arithmetic_unit-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd Line: 16
    Info (12023): Found entity 1: arithmetic_unit File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_16_bits.vhd
    Info (12022): Found design unit 1: adder_block_16_bits-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd Line: 17
    Info (12023): Found entity 1: adder_block_16_bits File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_8_bits.vhd
    Info (12022): Found design unit 1: adder_block_8_bits-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd Line: 17
    Info (12023): Found entity 1: adder_block_8_bits File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/arithmetic_unit/adder_block_4_bits_serial.vhd
    Info (12022): Found design unit 1: adder_block_4_bits_serial-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd Line: 17
    Info (12023): Found entity 1: adder_block_4_bits_serial File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/alu_package.vhd
    Info (12022): Found design unit 1: ALU_package-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd Line: 21
    Info (12023): Found entity 1: ALU_package File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/alu/alu.vhd
    Info (12022): Found design unit 1: ALU-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 18
    Info (12023): Found entity 1: ALU File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/sylva/onedrive/documents/projets/projets/riscv_core/cpu/cpu.vhd
    Info (12022): Found design unit 1: CPU-Behavioral File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 13
    Info (12023): Found entity 1: CPU File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file riscv_core.bdf
    Info (12023): Found entity 1: riscv_core
Info (12021): Found 2 design units, including 1 entities, in source file brams/register_file_block.vhd
    Info (12022): Found design unit 1: register_file_block-SYN File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd Line: 62
    Info (12023): Found entity 1: register_file_block File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file brams/ram_block.vhd
    Info (12022): Found design unit 1: ram_block-SYN File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd Line: 57
    Info (12023): Found entity 1: RAM_block File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file brams/rom_block.vhd
    Info (12022): Found design unit 1: rom_block-SYN File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd Line: 58
    Info (12023): Found entity 1: ROM_block File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll/cpu_clock.vhd
    Info (12022): Found design unit 1: cpu_clock-SYN File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd Line: 53
    Info (12023): Found entity 1: cpu_clock File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd Line: 43
Info (12127): Elaborating entity "riscv_core" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst"
Info (12128): Elaborating entity "ALU_package" for hierarchy "CPU:inst|ALU_package:ALU_package_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 217
Info (12128): Elaborating entity "ALU_inputs_manager" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU_inputs_manager:ALU_inputs_manager_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd Line: 54
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU_package.vhd Line: 65
Info (12128): Elaborating entity "shift_unit" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 72
Info (12128): Elaborating entity "shift_way_converter" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 67
Info (12128): Elaborating entity "multiplexer_2_to_1" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|shift_way_converter:input_converter|multiplexer_2_to_1:mux0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_way_converter.vhd Line: 22
Info (12128): Elaborating entity "multiplexer_row_b0" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b0:mux_b0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 74
Info (12128): Elaborating entity "multiplexer_row_b1" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b1:mux_b1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 75
Info (12128): Elaborating entity "multiplexer_row_b2" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b2:mux_b2" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 76
Info (12128): Elaborating entity "multiplexer_row_b3" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b3:mux_b3" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 77
Info (12128): Elaborating entity "multiplexer_row_b4" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|shift_unit:shift_unit_0|multiplexer_row_b4:mux_b4" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/shift_unit/shift_unit.vhd Line: 78
Info (12128): Elaborating entity "logic_unit" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 74
Info (12128): Elaborating entity "logic_bloc_1_bit" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|logic_unit:logic_unit_0|logic_bloc_1_bit:b0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/logic_unit/logic_unit.vhd Line: 22
Info (12128): Elaborating entity "arithmetic_unit" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 76
Info (12128): Elaborating entity "sub_converter" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|sub_converter:sub_compliance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd Line: 56
Info (12128): Elaborating entity "adder_block_16_bits" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/arithmetic_unit.vhd Line: 57
Info (12128): Elaborating entity "adder_block_8_bits" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_16_bits.vhd Line: 45
Info (12128): Elaborating entity "adder_block_4_bits_serial" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd Line: 45
Info (12128): Elaborating entity "upgraded_full_adder" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|upgraded_full_adder:u1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd Line: 46
Info (12128): Elaborating entity "carry_generator" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|adder_block_4_bits_serial:u1|carry_generator:c1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_4_bits_serial.vhd Line: 50
Info (12128): Elaborating entity "two_wide_carry_manager" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|arithmetic_unit:arithmetic_unit_0|adder_block_16_bits:u1|adder_block_8_bits:u1|two_wide_carry_manager:c1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/arithmetic_unit/adder_block_8_bits.vhd Line: 47
Info (12128): Elaborating entity "comparator_unit" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 78
Info (12128): Elaborating entity "block_2_bits" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd Line: 69
Info (12128): Elaborating entity "logic_block" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0|logic_block:b0" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd Line: 38
Info (12128): Elaborating entity "multiplexer_block" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits:stage_2_bits_0|multiplexer_block:mux" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits.vhd Line: 40
Info (12128): Elaborating entity "block_2_bits_signed" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits_signed:stage_2_bits_15" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd Line: 84
Info (12128): Elaborating entity "logic_block_signed" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|block_2_bits_signed:stage_2_bits_15|logic_block_signed:b1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/block_2_bits_signed.vhd Line: 50
Info (12128): Elaborating entity "multiplexer_4_to_1" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|comparator_unit:comparator_unit_0|multiplexer_4_to_1:mux" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/comparator_unit/comparator_unit.vhd Line: 117
Info (12128): Elaborating entity "multiplexer_128_to_32" for hierarchy "CPU:inst|ALU_package:ALU_package_instance|ALU:ALU_instance|multiplexer_128_to_32:mux" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/ALU/ALU.vhd Line: 80
Info (12128): Elaborating entity "PC_unit" for hierarchy "CPU:inst|PC_unit:PC_unit_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 232
Info (12128): Elaborating entity "incrementer_16_bits_by_4" for hierarchy "CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd Line: 45
Info (12128): Elaborating entity "half_adder" for hierarchy "CPU:inst|PC_unit:PC_unit_instance|incrementer_16_bits_by_4:inc|half_adder:ha1" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/incrementer_16_bits_by_4.vhd Line: 26
Info (12128): Elaborating entity "multiplexer_32_to_16" for hierarchy "CPU:inst|PC_unit:PC_unit_instance|multiplexer_32_to_16:mux" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/PC/PC_unit.vhd Line: 51
Info (12128): Elaborating entity "register_file_unit" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 246
Info (12128): Elaborating entity "port_A_input_manager" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd Line: 77
Info (12128): Elaborating entity "load_manager" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance|port_A_input_manager:port_A_input_manager_instance|load_manager:load_manager_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/port_A_input_manager.vhd Line: 38
Info (12128): Elaborating entity "x0_manager" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance|x0_manager:x0_manager_a" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd Line: 90
Info (12128): Elaborating entity "register_file_block" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/register_file/register_file_unit.vhd Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd Line: 71
Info (12133): Instantiated megafunction "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/register_file_block.vhd Line: 71
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ps3.tdf
    Info (12023): Found entity 1: altsyncram_3ps3 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_3ps3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ps3" for hierarchy "CPU:inst|register_file_unit:register_file_unit_instance|register_file_block:register_file_block_instance|altsyncram:altsyncram_component|altsyncram_3ps3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "state_flags" for hierarchy "CPU:inst|state_flags:state_flags_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 265
Info (12128): Elaborating entity "decoder" for hierarchy "CPU:inst|decoder:decoder_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 274
Info (12128): Elaborating entity "instruction_format_decoder" for hierarchy "CPU:inst|decoder:decoder_instance|instruction_format_decoder:instruction_format_decoder_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 231
Info (12128): Elaborating entity "instruction_type_decoder" for hierarchy "CPU:inst|decoder:decoder_instance|instruction_type_decoder:instruction_type_decoder_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 249
Info (12128): Elaborating entity "alu_opcode_feeder" for hierarchy "CPU:inst|decoder:decoder_instance|alu_opcode_feeder:alu_opcode_feeder_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 262
Info (12128): Elaborating entity "immediate_generator" for hierarchy "CPU:inst|decoder:decoder_instance|immediate_generator:immediate_generator_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 283
Info (12128): Elaborating entity "registers_file_controler" for hierarchy "CPU:inst|decoder:decoder_instance|registers_file_controler:registers_file_controler_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 293
Info (12128): Elaborating entity "memory_operations_controler" for hierarchy "CPU:inst|decoder:decoder_instance|memory_operations_controler:memory_operations_controler_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/decoder/decoder.vhd Line: 317
Info (12128): Elaborating entity "memory_address_manager" for hierarchy "CPU:inst|memory_address_manager:memory_address_manager_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 316
Info (12128): Elaborating entity "memory_manager" for hierarchy "CPU:inst|memory_manager:memory_manager_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 323
Info (12128): Elaborating entity "ROM_unit" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd Line: 54
Info (12128): Elaborating entity "ROM_block" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/ROM_unit.vhd Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd Line: 73
Info (12133): Instantiated megafunction "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/ROM_block.vhd Line: 73
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/programs/hello_world/testons.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ju54.tdf
    Info (12023): Found entity 1: altsyncram_ju54 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_ju54.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ju54" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|ROM_unit:ROM_unit_instance|ROM_block:ROM_instance|altsyncram:altsyncram_component|altsyncram_ju54:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_unit" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/memory_manager.vhd Line: 63
Info (12128): Elaborating entity "RAM_block" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/memory/RAM_unit.vhd Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd Line: 64
Info (12133): Instantiated megafunction "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/BRAMs/RAM_block.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fir3.tdf
    Info (12023): Found entity 1: altsyncram_fir3 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/altsyncram_fir3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fir3" for hierarchy "CPU:inst|memory_manager:memory_manager_instance|RAM_unit:RAM_unit_instance|RAM_block:RAM_block_instance|altsyncram:altsyncram_component|altsyncram_fir3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IO_manager" for hierarchy "CPU:inst|IO_manager:IO_manager_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 337
Info (12128): Elaborating entity "uart_tx" for hierarchy "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/IO_manager.vhd Line: 34
Info (12128): Elaborating entity "memory_clk_state_machine" for hierarchy "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|memory_clk_state_machine:memory_clk_state_machine_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd Line: 98
Info (12128): Elaborating entity "counter_4_bits" for hierarchy "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|counter_4_bits:counter" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd Line: 108
Info (12128): Elaborating entity "address_decoder" for hierarchy "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|address_decoder:decoder" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd Line: 116
Info (12128): Elaborating entity "multiplexer_16_to_1" for hierarchy "CPU:inst|IO_manager:IO_manager_instance|uart_tx:uart_tx_instance|multiplexer_16_to_1:multiplexer" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/external_components/uart_tx/uart_tx.vhd Line: 122
Info (12128): Elaborating entity "temporary_register" for hierarchy "CPU:inst|temporary_register:temporary_register_instance" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/CPU/CPU.vhd Line: 348
Info (12128): Elaborating entity "cpu_clock" for hierarchy "cpu_clock:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "cpu_clock:inst3|altpll:altpll_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "cpu_clock:inst3|altpll:altpll_component" File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd Line: 142
Info (12133): Instantiated megafunction "cpu_clock:inst3|altpll:altpll_component" with the following parameter: File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/PLL/cpu_clock.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "625"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cpu_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cpu_clock_altpll1.v
    Info (12023): Found entity 1: cpu_clock_altpll1 File: C:/Users/sylva/OneDrive/Documents/projets/projets/riscv_core/FPGA_cyclone10lp/quartus_project_1/db/cpu_clock_altpll1.v Line: 30
Info (12128): Elaborating entity "cpu_clock_altpll1" for hierarchy "cpu_clock:inst3|altpll:altpll_component|cpu_clock_altpll1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1038 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 938 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Fri Oct 15 18:16:41 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:25


