/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [9:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_25z;
  reg [9:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [14:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  reg [5:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  reg [4:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [19:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[95]);
  assign celloutsig_0_0z = !(in_data[43] ? in_data[69] : in_data[3]);
  assign celloutsig_1_5z = ~celloutsig_1_0z[4];
  assign celloutsig_0_6z = ~celloutsig_0_1z;
  assign celloutsig_0_16z = ~celloutsig_0_15z[0];
  assign celloutsig_1_1z = in_data[131:124] && { in_data[164:163], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_10z[12:4], celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_8z, celloutsig_0_4z[4:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_12z[5:2], celloutsig_0_6z } % { 1'h1, celloutsig_0_19z[5:2] };
  assign celloutsig_1_18z = { celloutsig_1_9z[13:8], celloutsig_1_15z } % { 1'h1, celloutsig_1_0z[4:0], celloutsig_1_15z[5:1], in_data[96] };
  assign celloutsig_0_17z = { in_data[12:11], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, in_data[78:63], celloutsig_0_7z[5:1], celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_3z[8:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } * { in_data[162:153], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_9z[6:1] * { celloutsig_1_0z[4], celloutsig_1_14z };
  assign celloutsig_1_16z = celloutsig_1_3z[7:5] * { celloutsig_1_4z[1:0], celloutsig_1_1z };
  assign celloutsig_0_5z = in_data[80:78] * in_data[52:50];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z } * { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_4z[4:2] = celloutsig_0_0z ? { in_data[15:14], celloutsig_0_1z } : in_data[30:28];
  assign celloutsig_1_19z = celloutsig_1_18z[4] ? { celloutsig_1_12z[4], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_0z } : { celloutsig_1_18z[6:5], 1'h0, celloutsig_1_18z[3], celloutsig_1_18z[11:5], 1'h0, celloutsig_1_18z[3:0] };
  assign celloutsig_0_7z[5:1] = celloutsig_0_1z ? { celloutsig_0_3z[6], celloutsig_0_4z[4:2], 1'h1 } : { celloutsig_0_4z[4:2], 2'h0 };
  assign celloutsig_0_3z = - { in_data[92:84], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = - celloutsig_1_3z[4:0];
  assign celloutsig_1_6z = - celloutsig_1_4z[4:1];
  assign celloutsig_0_10z = - { celloutsig_0_3z[8:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z[5:1], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_12z = - celloutsig_0_3z[7:1];
  assign celloutsig_1_3z = { in_data[115:105], celloutsig_1_2z, celloutsig_1_2z } | { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_32z = | { celloutsig_0_27z[7:0], celloutsig_0_25z };
  assign celloutsig_1_2z = | celloutsig_1_0z[5:2];
  assign celloutsig_0_19z = { celloutsig_0_5z[0], celloutsig_0_16z, celloutsig_0_4z[4:2], celloutsig_0_1z, celloutsig_0_1z } <<< celloutsig_0_12z;
  assign celloutsig_0_25z = celloutsig_0_17z[22:7] <<< { celloutsig_0_17z[17:6], celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[24:20] <<< { in_data[6:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[152:140], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } ~^ { celloutsig_1_3z[10:8], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_3z[9:5] ~^ celloutsig_1_9z[4:0];
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[174:169];
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_14z = celloutsig_1_12z;
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_13z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_4z[3:2], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_22z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_22z = celloutsig_0_10z[17:8];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_27z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_27z = celloutsig_0_22z;
  assign celloutsig_0_4z[1:0] = { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z[0] = celloutsig_0_1z;
  assign { out_data[139:128], out_data[111:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
