{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642397570358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642397570360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 13:32:47 2022 " "Processing started: Mon Jan 17 13:32:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642397570360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642397570360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642397570360 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/trdb_d5m_v/Line_Buffer.qip " "Tcl Script File src/trdb_d5m_v/Line_Buffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip " "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1642397570522 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1642397570522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1642397571209 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "fp_qsys.qsys " "Elaborating Qsys system entity \"fp_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397577060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:32:59 Progress: Loading FinalProject/fp_qsys.qsys " "2022.01.17.13:32:59 Progress: Loading FinalProject/fp_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397579294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:32:59 Progress: Reading input file " "2022.01.17.13:32:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397579551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:32:59 Progress: Adding altpll_0 \[altpll 15.0\] " "2022.01.17.13:32:59 Progress: Adding altpll_0 \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397579588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Parameterizing module altpll_0 " "2022.01.17.13:33:00 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Adding altpll_1 \[altpll 15.0\] " "2022.01.17.13:33:00 Progress: Adding altpll_1 \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Parameterizing module altpll_1 " "2022.01.17.13:33:00 Progress: Parameterizing module altpll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Adding clk_0 \[clock_source 15.0\] " "2022.01.17.13:33:00 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Parameterizing module clk_0 " "2022.01.17.13:33:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Building connections " "2022.01.17.13:33:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Parameterizing connections " "2022.01.17.13:33:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Validating " "2022.01.17.13:33:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:33:00 Progress: Done reading input file " "2022.01.17.13:33:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580613 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_0: altpll_0.c2_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_0: altpll_0.c2_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit. " "Fp_qsys.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Fp_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fp_qsys.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master " "Fp_qsys.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1642397580763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fp_qsys: Generating fp_qsys \"fp_qsys\" for QUARTUS_SYNTH " "Fp_qsys: Generating fp_qsys \"fp_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397581996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"fp_qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"fp_qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397586971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_1: \"fp_qsys\" instantiated altpll \"altpll_1\" " "Altpll_1: \"fp_qsys\" instantiated altpll \"altpll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397591507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"fp_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"fp_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397591510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fp_qsys: Done \"fp_qsys\" with 4 modules, 6 files " "Fp_qsys: Done \"fp_qsys\" with 4 modules, 6 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1642397591521 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "fp_qsys.qsys " "Finished elaborating Qsys system entity \"fp_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/windowmindisparity.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/windowmindisparity.sv" { { "Info" "ISGN_ENTITY_NAME" "1 windowMinDisparity " "Found entity 1: windowMinDisparity" {  } { { "src/calculationCore/windowMinDisparity.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/windowMinDisparity.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/windowbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/windowbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 windowBuffer " "Found entity 1: windowBuffer" {  } { { "src/calculationCore/windowBuffer.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/windowBuffer.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/windowaddcorrelation.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/windowaddcorrelation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 windowAddCorrelation " "Found entity 1: windowAddCorrelation" {  } { { "src/calculationCore/windowAddCorrelation.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/windowAddCorrelation.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/windowabsolute.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/windowabsolute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 windowAbsolute " "Found entity 1: windowAbsolute" {  } { { "src/calculationCore/windowAbsolute.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/windowAbsolute.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/homogeneityparameter.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/calculationcore/homogeneityparameter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 homogeneityParameter " "Found entity 1: homogeneityParameter" {  } { { "src/calculationCore/homogeneityParameter.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/homogeneityParameter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592294 ""} { "Info" "ISGN_ENTITY_NAME" "2 homoBuffer " "Found entity 2: homoBuffer" {  } { { "src/calculationCore/homogeneityParameter.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/homogeneityParameter.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592294 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 edgeDistance.sv(16) " "Verilog HDL Expression warning at edgeDistance.sv(16): truncated literal to match 5 bits" {  } { { "src/calculationCore/edgeDistance.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/edgeDistance.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1642397592300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/edgedistance.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/edgedistance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDistance " "Found entity 1: edgeDistance" {  } { { "src/calculationCore/edgeDistance.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/edgeDistance.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/disparitymap.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/disparitymap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disparityMap " "Found entity 1: disparityMap" {  } { { "src/calculationCore/disparityMap.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_62.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_62.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_62 " "Found entity 1: crlBuffer_62" {  } { { "buffers/crlBuffer_62.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_62.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_61.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_61.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_61 " "Found entity 1: crlBuffer_61" {  } { { "buffers/crlBuffer_61.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_61.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb2gray_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb2gray_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray_2 " "Found entity 1: rgb2gray_2" {  } { { "src/rgb2gray_2.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/rgb2gray_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray_1 " "Found entity 1: rgb2gray_1" {  } { { "src/rgb2gray.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/rgb2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3205.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer_3205.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_3205 " "Found entity 1: buffer_3205" {  } { { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calculationcore/calculationcore.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/calculationcore/calculationcore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculationCore " "Found entity 1: calculationCore" {  } { { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592310 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top.sv(85) " "Verilog HDL warning at top.sv(85): extended using \"x\" or \"z\"" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1642397592311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592312 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RAM.sv(61) " "Verilog HDL Module Instantiation warning at RAM.sv(61): ignored dangling comma in List of Port Connections" {  } { { "src/RAM.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RAM.sv" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397592312 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RAM.sv(73) " "Verilog HDL Module Instantiation warning at RAM.sv(73): ignored dangling comma in List of Port Connections" {  } { { "src/RAM.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RAM.sv" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397592313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "src/RAM.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram " "Found entity 1: tb_ram" {  } { { "src/tb_ram.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/tb_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_shift " "Found entity 1: RAM_shift" {  } { { "RAM_shift.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/RAM_shift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2cinitializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/i2cinitializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2cInitializer " "Found entity 1: I2cInitializer" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/I2cInitializer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "src/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1642397592322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDram_Control_new " "Found entity 1: SDram_Control_new" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592323 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "src/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1642397592324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "src/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "src/Sdram_Control/control_interface.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "src/Sdram_Control/command.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "src/trdb_d5m_v/SEG7_LUT_8.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "src/trdb_d5m_v/SEG7_LUT.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "src/trdb_d5m_v/RAW2RGB.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/RAW2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "src/trdb_d5m_v/Line_Buffer1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Line_Buffer1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592340 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/trdb_d5m_v/Line_Buffer.v " "Can't analyze file -- file src/trdb_d5m_v/Line_Buffer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1642397592344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trdb_d5m_v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file src/trdb_d5m_v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "src/trdb_d5m_v/CCD_Capture.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_qsys/synthesis/fp_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_qsys/synthesis/fp_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_qsys " "Found entity 1: fp_qsys" {  } { { "fp_qsys/synthesis/fp_qsys.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fp_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fp_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_qsys_altpll_1_dffpipe_l2c " "Found entity 1: fp_qsys_altpll_1_dffpipe_l2c" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592354 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_qsys_altpll_1_stdsync_sv6 " "Found entity 2: fp_qsys_altpll_1_stdsync_sv6" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592354 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_qsys_altpll_1_altpll_hah2 " "Found entity 3: fp_qsys_altpll_1_altpll_hah2" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592354 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_qsys_altpll_1 " "Found entity 4: fp_qsys_altpll_1" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_qsys_altpll_0_dffpipe_l2c " "Found entity 1: fp_qsys_altpll_0_dffpipe_l2c" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592356 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_qsys_altpll_0_stdsync_sv6 " "Found entity 2: fp_qsys_altpll_0_stdsync_sv6" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592356 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_qsys_altpll_0_altpll_vru2 " "Found entity 3: fp_qsys_altpll_0_altpll_vru2" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592356 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_qsys_altpll_0 " "Found entity 4: fp_qsys_altpll_0" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_reader_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_reader_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Reader_VGA " "Found entity 1: RGB_Reader_VGA" {  } { { "src/RGB_Reader_VGA.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RGB_Reader_VGA.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vgadriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vgadriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "src/vgaDriver.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/vgaDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/sevenhexdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/sevenhexdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexDecoder " "Found entity 1: SevenHexDecoder" {  } { { "src/DE2_115/SevenHexDecoder.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/SevenHexDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592362 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115.sv(199) " "Verilog HDL Module Instantiation warning at DE2_115.sv(199): ignored dangling comma in List of Port Connections" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 199 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397592363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE2_115.sv(14) " "Verilog HDL Declaration information at DE2_115.sv(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE2_115.sv(15) " "Verilog HDL Declaration information at DE2_115.sv(15): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE2_115.sv(16) " "Verilog HDL Declaration information at DE2_115.sv(16): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE2_115.sv(17) " "Verilog HDL Declaration information at DE2_115.sv(17): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE2_115.sv(18) " "Verilog HDL Declaration information at DE2_115.sv(18): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE2_115.sv(19) " "Verilog HDL Declaration information at DE2_115.sv(19): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 DE2_115.sv(20) " "Verilog HDL Declaration information at DE2_115.sv(20): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 DE2_115.sv(21) " "Verilog HDL Declaration information at DE2_115.sv(21): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/de2_115.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer2 " "Found entity 1: Line_Buffer2" {  } { { "Line_Buffer2.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/Line_Buffer2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.v 1 1 " "Found 1 design units, including 1 entities, in source file sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sipo.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file en_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_shift " "Found entity 1: en_shift" {  } { { "en_shift.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/en_shift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_640_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_640_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_640_8bit " "Found entity 1: buffer_640_8bit" {  } { { "buffer_640_8bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_8bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_640_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_640_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_640_1bit " "Found entity 1: buffer_640_1bit" {  } { { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_5_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_5_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_5_8bit " "Found entity 1: buffer_5_8bit" {  } { { "buffer_5_8bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_8bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_5_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_5_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_5_1bit " "Found entity 1: buffer_5_1bit" {  } { { "buffer_5_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_63.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_63.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_63 " "Found entity 1: crlBuffer_63" {  } { { "buffers/crlBuffer_63.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_63.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_60.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_60.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_60 " "Found entity 1: crlBuffer_60" {  } { { "buffers/crlBuffer_60.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_60.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_59.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_59.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_59 " "Found entity 1: crlBuffer_59" {  } { { "buffers/crlBuffer_59.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_59.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_58.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_58.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_58 " "Found entity 1: crlBuffer_58" {  } { { "buffers/crlBuffer_58.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_58.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_57.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_57 " "Found entity 1: crlBuffer_57" {  } { { "buffers/crlBuffer_57.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_57.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_56.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_56.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_56 " "Found entity 1: crlBuffer_56" {  } { { "buffers/crlBuffer_56.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_56.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_55.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_55.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_55 " "Found entity 1: crlBuffer_55" {  } { { "buffers/crlBuffer_55.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_55.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_54.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_54.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_54 " "Found entity 1: crlBuffer_54" {  } { { "buffers/crlBuffer_54.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_54.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_53.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_53.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_53 " "Found entity 1: crlBuffer_53" {  } { { "buffers/crlBuffer_53.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_53.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_52.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_52.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_52 " "Found entity 1: crlBuffer_52" {  } { { "buffers/crlBuffer_52.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_52.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_51.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_51.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_51 " "Found entity 1: crlBuffer_51" {  } { { "buffers/crlBuffer_51.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_51.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_50.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_50 " "Found entity 1: crlBuffer_50" {  } { { "buffers/crlBuffer_50.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_50.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_49.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_49.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_49 " "Found entity 1: crlBuffer_49" {  } { { "buffers/crlBuffer_49.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_49.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_48.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_48.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_48 " "Found entity 1: crlBuffer_48" {  } { { "buffers/crlBuffer_48.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_48.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_47.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_47.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_47 " "Found entity 1: crlBuffer_47" {  } { { "buffers/crlBuffer_47.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_47.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_46.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_46.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_46 " "Found entity 1: crlBuffer_46" {  } { { "buffers/crlBuffer_46.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_46.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_45.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_45.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_45 " "Found entity 1: crlBuffer_45" {  } { { "buffers/crlBuffer_45.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_45.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_44.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_44 " "Found entity 1: crlBuffer_44" {  } { { "buffers/crlBuffer_44.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_44.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_43.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_43.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_43 " "Found entity 1: crlBuffer_43" {  } { { "buffers/crlBuffer_43.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_43.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_42.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_42.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_42 " "Found entity 1: crlBuffer_42" {  } { { "buffers/crlBuffer_42.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_42.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_41.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_41.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_41 " "Found entity 1: crlBuffer_41" {  } { { "buffers/crlBuffer_41.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_41.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_40.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_40.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_40 " "Found entity 1: crlBuffer_40" {  } { { "buffers/crlBuffer_40.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_40.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_39.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_39.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_39 " "Found entity 1: crlBuffer_39" {  } { { "buffers/crlBuffer_39.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_39.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_38.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_38 " "Found entity 1: crlBuffer_38" {  } { { "buffers/crlBuffer_38.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_38.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_37.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_37.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_37 " "Found entity 1: crlBuffer_37" {  } { { "buffers/crlBuffer_37.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_37.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_36.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_36.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_36 " "Found entity 1: crlBuffer_36" {  } { { "buffers/crlBuffer_36.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_36.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_35.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_35 " "Found entity 1: crlBuffer_35" {  } { { "buffers/crlBuffer_35.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_35.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_34.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_34 " "Found entity 1: crlBuffer_34" {  } { { "buffers/crlBuffer_34.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_34.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_33.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_33.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_33 " "Found entity 1: crlBuffer_33" {  } { { "buffers/crlBuffer_33.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_33.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_32 " "Found entity 1: crlBuffer_32" {  } { { "buffers/crlBuffer_32.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/homogeneitybuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/homogeneitybuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 homogeneityBuffer " "Found entity 1: homogeneityBuffer" {  } { { "buffers/homogeneityBuffer.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/homogeneityBuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_31.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_31.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_31 " "Found entity 1: crlBuffer_31" {  } { { "buffers/crlBuffer_31.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_31.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_30.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_30 " "Found entity 1: crlBuffer_30" {  } { { "buffers/crlBuffer_30.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_29.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_29.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_29 " "Found entity 1: crlBuffer_29" {  } { { "buffers/crlBuffer_29.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_29.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_28.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_28 " "Found entity 1: crlBuffer_28" {  } { { "buffers/crlBuffer_28.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_28.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_27.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_27 " "Found entity 1: crlBuffer_27" {  } { { "buffers/crlBuffer_27.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_27.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_26.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_26.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_26 " "Found entity 1: crlBuffer_26" {  } { { "buffers/crlBuffer_26.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_26.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_25.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_25 " "Found entity 1: crlBuffer_25" {  } { { "buffers/crlBuffer_25.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_25.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_24.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_24 " "Found entity 1: crlBuffer_24" {  } { { "buffers/crlBuffer_24.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_24.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_23.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_23.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_23 " "Found entity 1: crlBuffer_23" {  } { { "buffers/crlBuffer_23.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_23.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_22.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_22.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_22 " "Found entity 1: crlBuffer_22" {  } { { "buffers/crlBuffer_22.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_22.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/crlbuffer_21.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/crlbuffer_21.v" { { "Info" "ISGN_ENTITY_NAME" "1 crlBuffer_21 " "Found entity 1: crlBuffer_21" {  } { { "buffers/crlBuffer_21.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffers/crlBuffer_21.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397592431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592431 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/fp_qsys.v C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v " "File \"c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/fp_qsys.v\" is a duplicate of already analyzed file \"C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1642397592435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fp_qsys/fp_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fp_qsys/fp_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592435 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.v C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1642397592441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fp_qsys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fp_qsys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592441 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_synchronizer.v C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1642397592442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fp_qsys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fp_qsys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592442 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/fp_qsys_altpll_0.v C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v " "File \"c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/fp_qsys_altpll_0.v\" is a duplicate of already analyzed file \"C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1642397592447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fp_qsys/submodules/fp_qsys_altpll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fp_qsys/submodules/fp_qsys_altpll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592447 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/fp_qsys_altpll_1.v C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v " "File \"c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/fp_qsys_altpll_1.v\" is a duplicate of already analyzed file \"C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fp_qsys/submodules/fp_qsys_altpll_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fp_qsys/submodules/fp_qsys_altpll_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_valid calculationCore.sv(105) " "Verilog HDL Implicit Net warning at calculationCore.sv(105): created implicit net for \"fifo_valid\"" {  } { { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_rom I2cInitializer.sv(59) " "Verilog HDL Implicit Net warning at I2cInitializer.sv(59): created implicit net for \"o_rom\"" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/I2cInitializer.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state RGB_Reader_VGA.sv(37) " "Verilog HDL Implicit Net warning at RGB_Reader_VGA.sv(37): created implicit net for \"state\"" {  } { { "src/RGB_Reader_VGA.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RGB_Reader_VGA.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SDram_read vgaDriver.sv(55) " "Verilog HDL Implicit Net warning at vgaDriver.sv(55): created implicit net for \"SDram_read\"" {  } { { "src/vgaDriver.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/vgaDriver.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK DE2_115.sv(394) " "Verilog HDL Implicit Net warning at DE2_115.sv(394): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "top_o_wr2 DE2_115.sv(522) " "Verilog HDL Implicit Net warning at DE2_115.sv(522): created implicit net for \"top_o_wr2\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 522 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key0up DE2_115.sv(681) " "Verilog HDL Implicit Net warning at DE2_115.sv(681): created implicit net for \"key0up\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 681 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key1up DE2_115.sv(689) " "Verilog HDL Implicit Net warning at DE2_115.sv(689): created implicit net for \"key1up\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 689 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key2up DE2_115.sv(697) " "Verilog HDL Implicit Net warning at DE2_115.sv(697): created implicit net for \"key2up\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 697 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397592453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642397593007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_sig DE2_115.sv(148) " "Verilog HDL or VHDL warning at DE2_115.sv(148): object \"vsync_sig\" assigned a value but never read" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_STROBE DE2_115.sv(221) " "Verilog HDL or VHDL warning at DE2_115.sv(221): object \"D5M_STROBE\" assigned a value but never read" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en DE2_115.sv(269) " "Verilog HDL or VHDL warning at DE2_115.sv(269): object \"en\" assigned a value but never read" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 DE2_115.sv(397) " "Verilog HDL assignment warning at DE2_115.sv(397): truncated value with size 16 to match size of target (9)" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_115.sv(14) " "Output port \"HEX0\" at DE2_115.sv(14) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_115.sv(15) " "Output port \"HEX1\" at DE2_115.sv(15) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_115.sv(16) " "Output port \"HEX2\" at DE2_115.sv(16) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_115.sv(17) " "Output port \"HEX3\" at DE2_115.sv(17) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593009 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_115.sv(18) " "Output port \"HEX4\" at DE2_115.sv(18) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_115.sv(19) " "Output port \"HEX5\" at DE2_115.sv(19) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_115.sv(20) " "Output port \"HEX6\" at DE2_115.sv(20) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.sv(70) " "Output port \"ENET0_TX_DATA\" at DE2_115.sv(70) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.sv(86) " "Output port \"ENET1_TX_DATA\" at DE2_115.sv(86) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.sv(96) " "Output port \"OTG_ADDR\" at DE2_115.sv(96) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.sv(120) " "Output port \"FL_ADDR\" at DE2_115.sv(120) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P DE2_115.sv(137) " "Output port \"HSMC_TX_D_P\" at DE2_115.sv(137) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.sv(9) " "Output port \"SMA_CLKOUT\" at DE2_115.sv(9) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.sv(22) " "Output port \"LCD_BLON\" at DE2_115.sv(22) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.sv(24) " "Output port \"LCD_EN\" at DE2_115.sv(24) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.sv(25) " "Output port \"LCD_ON\" at DE2_115.sv(25) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.sv(26) " "Output port \"LCD_RS\" at DE2_115.sv(26) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.sv(27) " "Output port \"LCD_RW\" at DE2_115.sv(27) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.sv(28) " "Output port \"UART_CTS\" at DE2_115.sv(28) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.sv(31) " "Output port \"UART_TXD\" at DE2_115.sv(31) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.sv(36) " "Output port \"SD_CLK\" at DE2_115.sv(36) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115.sv(51) " "Output port \"AUD_DACDAT\" at DE2_115.sv(51) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115.sv(53) " "Output port \"AUD_XCK\" at DE2_115.sv(53) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.sv(54) " "Output port \"EEP_I2C_SCLK\" at DE2_115.sv(54) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115.sv(56) " "Output port \"I2C_SCLK\" at DE2_115.sv(56) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.sv(58) " "Output port \"ENET0_GTX_CLK\" at DE2_115.sv(58) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.sv(60) " "Output port \"ENET0_MDC\" at DE2_115.sv(60) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.sv(62) " "Output port \"ENET0_RST_N\" at DE2_115.sv(62) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.sv(71) " "Output port \"ENET0_TX_EN\" at DE2_115.sv(71) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.sv(72) " "Output port \"ENET0_TX_ER\" at DE2_115.sv(72) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.sv(74) " "Output port \"ENET1_GTX_CLK\" at DE2_115.sv(74) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.sv(76) " "Output port \"ENET1_MDC\" at DE2_115.sv(76) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.sv(78) " "Output port \"ENET1_RST_N\" at DE2_115.sv(78) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.sv(87) " "Output port \"ENET1_TX_EN\" at DE2_115.sv(87) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.sv(88) " "Output port \"ENET1_TX_ER\" at DE2_115.sv(88) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.sv(93) " "Output port \"TD_RESET_N\" at DE2_115.sv(93) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.sv(97) " "Output port \"OTG_CS_N\" at DE2_115.sv(97) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_115.sv(98) " "Output port \"OTG_WR_N\" at DE2_115.sv(98) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.sv(99) " "Output port \"OTG_RD_N\" at DE2_115.sv(99) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.sv(101) " "Output port \"OTG_RST_N\" at DE2_115.sv(101) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.sv(121) " "Output port \"FL_CE_N\" at DE2_115.sv(121) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.sv(123) " "Output port \"FL_OE_N\" at DE2_115.sv(123) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.sv(124) " "Output port \"FL_RST_N\" at DE2_115.sv(124) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.sv(126) " "Output port \"FL_WE_N\" at DE2_115.sv(126) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.sv(127) " "Output port \"FL_WP_N\" at DE2_115.sv(127) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115.sv(132) " "Output port \"HSMC_CLKOUT_P1\" at DE2_115.sv(132) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115.sv(133) " "Output port \"HSMC_CLKOUT_P2\" at DE2_115.sv(133) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115.sv(134) " "Output port \"HSMC_CLKOUT0\" at DE2_115.sv(134) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593010 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys fp_qsys:pll0 " "Elaborating entity \"fp_qsys\" for hierarchy \"fp_qsys:pll0\"" {  } { { "src/DE2_115/DE2_115.sv" "pll0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_0 fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0 " "Elaborating entity \"fp_qsys_altpll_0\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\"" {  } { { "fp_qsys/synthesis/fp_qsys.v" "altpll_0" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593014 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 fp_qsys_altpll_0.v(251) " "Output port \"c2\" at fp_qsys_altpll_0.v(251) has no driver" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1642397593015 "|DE2_115|fp_qsys:pll0|fp_qsys_altpll_0:altpll_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_0_stdsync_sv6 fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"fp_qsys_altpll_0_stdsync_sv6\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "stdsync2" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_0_dffpipe_l2c fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_stdsync_sv6:stdsync2\|fp_qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fp_qsys_altpll_0_dffpipe_l2c\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_stdsync_sv6:stdsync2\|fp_qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "dffpipe3" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_0_altpll_vru2 fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1 " "Elaborating entity \"fp_qsys_altpll_0_altpll_vru2\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "sd1" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_1 fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1 " "Elaborating entity \"fp_qsys_altpll_1\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\"" {  } { { "fp_qsys/synthesis/fp_qsys.v" "altpll_1" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_1_stdsync_sv6 fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"fp_qsys_altpll_1_stdsync_sv6\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "stdsync2" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_1_dffpipe_l2c fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_stdsync_sv6:stdsync2\|fp_qsys_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fp_qsys_altpll_1_dffpipe_l2c\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_stdsync_sv6:stdsync2\|fp_qsys_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "dffpipe3" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_qsys_altpll_1_altpll_hah2 fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_altpll_hah2:sd1 " "Elaborating entity \"fp_qsys_altpll_1_altpll_hah2\" for hierarchy \"fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_altpll_hah2:sd1\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "sd1" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fp_qsys:pll0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fp_qsys:pll0\|altera_reset_controller:rst_controller\"" {  } { { "fp_qsys/synthesis/fp_qsys.v" "rst_controller" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fp_qsys:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fp_qsys:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fp_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fp_qsys:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fp_qsys:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fp_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "src/DE2_115/DE2_115.sv" "u6" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "src/trdb_d5m_v/sdram_pll.v" "altpll_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397593055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593061 ""}  } { { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397593061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_f423.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_f423 " "Found entity 1: altpll_f423" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_f423 sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated " "Elaborating entity \"altpll_f423\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "src/DE2_115/DE2_115.sv" "u2" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "src/DE2_115/DE2_115.sv" "u8" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593097 "|DE2_115|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(124) " "Verilog HDL assignment warning at I2C_CCD_Config.v(124): truncated value with size 32 to match size of target (1)" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593097 "|DE2_115|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(146) " "Verilog HDL assignment warning at I2C_CCD_Config.v(146): truncated value with size 32 to match size of target (25)" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593097 "|DE2_115|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(151) " "Verilog HDL assignment warning at I2C_CCD_Config.v(151): truncated value with size 32 to match size of target (1)" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593097 "|DE2_115|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(176) " "Verilog HDL assignment warning at I2C_CCD_Config.v(176): truncated value with size 32 to match size of target (16)" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593097 "|DE2_115|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(226) " "Verilog HDL assignment warning at I2C_CCD_Config.v(226): truncated value with size 32 to match size of target (6)" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593097 "|DE2_115|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "u0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593099 "|DE2_115|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593099 "|DE2_115|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593099 "|DE2_115|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "src/DE2_115/DE2_115.sv" "u3" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(170) " "Verilog HDL or VHDL warning at CCD_Capture.v(170): object \"ifval_fedge\" assigned a value but never read" {  } { { "src/trdb_d5m_v/CCD_Capture.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/CCD_Capture.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397593100 "|DE2_115|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(171) " "Verilog HDL or VHDL warning at CCD_Capture.v(171): object \"y_cnt_d\" assigned a value but never read" {  } { { "src/trdb_d5m_v/CCD_Capture.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/CCD_Capture.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397593100 "|DE2_115|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "src/trdb_d5m_v/CCD_Capture.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593100 "|DE2_115|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(133) " "Verilog HDL assignment warning at CCD_Capture.v(133): truncated value with size 32 to match size of target (16)" {  } { { "src/trdb_d5m_v/CCD_Capture.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/CCD_Capture.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593100 "|DE2_115|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(191) " "Verilog HDL assignment warning at CCD_Capture.v(191): truncated value with size 32 to match size of target (1)" {  } { { "src/trdb_d5m_v/CCD_Capture.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/CCD_Capture.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593100 "|DE2_115|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "src/DE2_115/DE2_115.sv" "u4" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer2 RAW2RGB:u4\|Line_Buffer2:u0 " "Elaborating entity \"Line_Buffer2\" for hierarchy \"RAW2RGB:u4\|Line_Buffer2:u0\"" {  } { { "src/trdb_d5m_v/RAW2RGB.v" "u0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/RAW2RGB.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Line_Buffer2.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/Line_Buffer2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Line_Buffer2.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/Line_Buffer2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397593126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593127 ""}  } { { "Line_Buffer2.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/Line_Buffer2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397593127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3uv " "Found entity 1: shift_taps_3uv" {  } { { "db/shift_taps_3uv.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_3uv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3uv RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated " "Elaborating entity \"shift_taps_3uv\" for hierarchy \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rma1 " "Found entity 1: altsyncram_rma1" {  } { { "db/altsyncram_rma1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_rma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rma1 RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|altsyncram_rma1:altsyncram2 " "Elaborating entity \"altsyncram_rma1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|altsyncram_rma1:altsyncram2\"" {  } { { "db/shift_taps_3uv.tdf" "altsyncram2" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_3uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_3uv.tdf" "cntr1" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_3uv.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer2:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDram_Control_new SDram_Control_new:u7 " "Elaborating entity \"SDram_Control_new\" for hierarchy \"SDram_Control_new:u7\"" {  } { { "src/DE2_115/DE2_115.sv" "u7" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593251 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593252 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593253 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397593254 "|DE2_115|SDram_Control_new:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface SDram_Control_new:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"SDram_Control_new:u7\|control_interface:u_control_interface\"" {  } { { "src/Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "src/Sdram_Control/control_interface.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593255 "|DE2_115|SDram_Control_new:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "src/Sdram_Control/control_interface.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593255 "|DE2_115|SDram_Control_new:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "src/Sdram_Control/control_interface.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593255 "|DE2_115|SDram_Control_new:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command SDram_Control_new:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"SDram_Control_new:u7\|command:u_command\"" {  } { { "src/Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593256 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/command.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593257 "|DE2_115|SDram_Control_new:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/command.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593257 "|DE2_115|SDram_Control_new:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Sdram_Control/command.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397593257 "|DE2_115|SDram_Control_new:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path SDram_Control_new:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"SDram_Control_new:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "src/Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "src/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593258 "|DE2_115|SDram_Control_new:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "src/Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397593295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593296 ""}  } { { "src/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397593296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhh1 " "Found entity 1: dcfifo_lhh1" {  } { { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhh1 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated " "Elaborating entity \"dcfifo_lhh1\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g1p" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_ojc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "wrptr_g1p" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_lhh1.tdf" "fifo_ram" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_id9:rs_brp " "Elaborating entity \"dffpipe_id9\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_id9:rs_brp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_brp" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_lkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_dgwp" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe5 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe5\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe5" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_lkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_mkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\"" {  } { { "db/dcfifo_lhh1.tdf" "ws_dgrp" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dffpipe_md9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_md9:dffpipe8 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_md9:dffpipe8\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe8" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_mkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhh1.tdf" "rdempty_eq_comp" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"SDram_Control_new:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_lhh1.tdf" "cntr_b" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_lhh1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "src/Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397593591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593592 ""}  } { { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397593592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dih1 " "Found entity 1: dcfifo_dih1" {  } { { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dih1 SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated " "Elaborating entity \"dcfifo_dih1\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_u57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_u57 " "Found entity 1: a_graycounter_u57" {  } { { "db/a_graycounter_u57.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_u57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_u57 SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_u57:rdptr_g1p " "Elaborating entity \"a_graycounter_u57\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_u57:rdptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "rdptr_g1p" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "wrptr_g1p" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_dih1.tdf" "fifo_ram" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nkd " "Found entity 1: alt_synch_pipe_nkd" {  } { { "db/alt_synch_pipe_nkd.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_nkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nkd SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nkd\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\"" {  } { { "db/dcfifo_dih1.tdf" "rs_dgwp" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dffpipe_nd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\|dffpipe_nd9:dffpipe12 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\|dffpipe_nd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_nkd.tdf" "dffpipe12" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_nkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_okd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_okd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_okd " "Found entity 1: alt_synch_pipe_okd" {  } { { "db/alt_synch_pipe_okd.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_okd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_okd SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_okd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_okd\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\"" {  } { { "db/dcfifo_dih1.tdf" "ws_dgrp" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dffpipe_od9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\|dffpipe_od9:dffpipe15 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\|dffpipe_od9:dffpipe15\"" {  } { { "db/alt_synch_pipe_okd.tdf" "dffpipe15" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/alt_synch_pipe_okd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:top1 " "Elaborating entity \"TOP\" for hierarchy \"TOP:top1\"" {  } { { "src/DE2_115/DE2_115.sv" "top1" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 top.sv(262) " "Verilog HDL assignment warning at top.sv(262): truncated value with size 16 to match size of target (8)" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593788 "|DE2_115|TOP:top1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 top.sv(274) " "Verilog HDL assignment warning at top.sv(274): truncated value with size 24 to match size of target (16)" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397593788 "|DE2_115|TOP:top1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dis_vector_l_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dis_vector_l_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397593788 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dis_vector_r_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dis_vector_r_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397593788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM TOP:top1\|RAM:buffer " "Elaborating entity \"RAM\" for hierarchy \"TOP:top1\|RAM:buffer\"" {  } { { "src/top/top.sv" "buffer" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_shift TOP:top1\|RAM:buffer\|en_shift:en_ram " "Elaborating entity \"en_shift\" for hierarchy \"TOP:top1\|RAM:buffer\|en_shift:en_ram\"" {  } { { "src/RAM.sv" "en_ram" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RAM.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "en_shift.v" "LPM_SHIFTREG_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/en_shift.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "en_shift.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/en_shift.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397593832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3205 " "Parameter \"lpm_width\" = \"3205\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593832 ""}  } { { "en_shift.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/en_shift.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397593832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_shift TOP:top1\|RAM:buffer\|RAM_shift:left_ram " "Elaborating entity \"RAM_shift\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\"" {  } { { "src/RAM.sv" "left_ram" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RAM.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "RAM_shift.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/RAM_shift.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "RAM_shift.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/RAM_shift.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397593846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 5 " "Parameter \"number_of_taps\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593847 ""}  } { { "RAM_shift.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/RAM_shift.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397593847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c901 " "Found entity 1: shift_taps_c901" {  } { { "db/shift_taps_c901.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_c901.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_c901 TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated " "Elaborating entity \"shift_taps_c901\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7d1 " "Found entity 1: altsyncram_h7d1" {  } { { "db/altsyncram_h7d1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_h7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7d1 TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|altsyncram_h7d1:altsyncram2 " "Elaborating entity \"altsyncram_h7d1\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|altsyncram_h7d1:altsyncram2\"" {  } { { "db/shift_taps_c901.tdf" "altsyncram2" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_c901.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_3uf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_c901.tdf" "cntr1" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_c901.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr6 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr6\"" {  } { { "db/cntr_3uf.tdf" "cmpr6" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_3uf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdh " "Found entity 1: cntr_pdh" {  } { { "db/cntr_pdh.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_pdh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397593994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397593994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdh TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|cntr_pdh:cntr3 " "Elaborating entity \"cntr_pdh\" for hierarchy \"TOP:top1\|RAM:buffer\|RAM_shift:left_ram\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_c901:auto_generated\|cntr_pdh:cntr3\"" {  } { { "db/shift_taps_c901.tdf" "cntr3" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_c901.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397593994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(23) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(23): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594018 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(29) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(29): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(35) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(35): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(41) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(41): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(47) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(47): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(53) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(53): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(59) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(59): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sipo_vector.sv(65) " "Verilog HDL Module Instantiation warning at sipo_vector.sv(65): ignored dangling comma in List of Port Connections" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1642397594023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sipo_vector.sv 1 1 " "Using design file sipo_vector.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO_vector " "Found entity 1: SIPO_vector" {  } { { "sipo_vector.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642397594026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO_vector TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0 " "Elaborating entity \"SIPO_vector\" for hierarchy \"TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\"" {  } { { "src/RAM.sv" "v_l_0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/RAM.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0 " "Elaborating entity \"sipo\" for hierarchy \"TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\"" {  } { { "sipo_vector.sv" "bit0" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo_vector.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sipo.v" "LPM_SHIFTREG_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "sipo.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397594032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"TOP:top1\|RAM:buffer\|SIPO_vector:v_l_0\|sipo:bit0\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594033 ""}  } { { "sipo.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/sipo.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397594033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculationCore TOP:top1\|calculationCore:calCore " "Elaborating entity \"calculationCore\" for hierarchy \"TOP:top1\|calculationCore:calCore\"" {  } { { "src/top/top.sv" "calCore" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594424 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_first_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_first_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_first_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_first_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_l_from_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_l_from_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_r_from_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_r_from_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_first_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_first_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_first_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_first_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disparityMap TOP:top1\|calculationCore:calCore\|disparityMap:disMap1 " "Elaborating entity \"disparityMap\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\"" {  } { { "src/calculationCore/calculationCore.sv" "disMap1" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "diff " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"diff\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "windowAbsolute TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowAbsolute:abs\[0\].winAbs_0 " "Elaborating entity \"windowAbsolute\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowAbsolute:abs\[0\].winAbs_0\"" {  } { { "src/calculationCore/disparityMap.sv" "abs\[0\].winAbs_0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594473 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_diff " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_diff\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "diff_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"diff_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "diff_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"diff_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "o_diff " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"o_diff\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "windowAddCorrelation TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowAddCorrelation:add\[0\].winAddCor_gen " "Elaborating entity \"windowAddCorrelation\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowAddCorrelation:add\[0\].winAddCor_gen\"" {  } { { "src/calculationCore/disparityMap.sv" "add\[0\].winAddCor_gen" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594507 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_diff " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_diff\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594508 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_diff " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_diff\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "windowBuffer TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowBuffer:buf0\[0\].winBuf_0_0 " "Elaborating entity \"windowBuffer\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowBuffer:buf0\[0\].winBuf_0_0\"" {  } { { "src/calculationCore/disparityMap.sv" "buf0\[0\].winBuf_0_0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "windowMinDisparity TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowMinDisparity:winMinDis " "Elaborating entity \"windowMinDisparity\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|windowMinDisparity:winMinDis\"" {  } { { "src/calculationCore/disparityMap.sv" "winMinDis" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 windowMinDisparity.sv(69) " "Verilog HDL assignment warning at windowMinDisparity.sv(69): truncated value with size 32 to match size of target (5)" {  } { { "src/calculationCore/windowMinDisparity.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/windowMinDisparity.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397594638 "|DE2_115|TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowMinDisparity:winMinDis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDistance TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|edgeDistance:edgDis " "Elaborating entity \"edgeDistance\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|edgeDistance:edgDis\"" {  } { { "src/calculationCore/disparityMap.sv" "edgDis" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_edge_left_00 edgeDistance.sv(28) " "Verilog HDL or VHDL warning at edgeDistance.sv(28): object \"test_edge_left_00\" assigned a value but never read" {  } { { "src/calculationCore/edgeDistance.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/edgeDistance.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397594639 "|DE2_115|TOP:top1|calculationCore:calCore|disparityMap:disMap1|edgeDistance:edgDis"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_edge_left_10 edgeDistance.sv(28) " "Verilog HDL or VHDL warning at edgeDistance.sv(28): object \"test_edge_left_10\" assigned a value but never read" {  } { { "src/calculationCore/edgeDistance.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/edgeDistance.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397594639 "|DE2_115|TOP:top1|calculationCore:calCore|disparityMap:disMap1|edgeDistance:edgDis"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_edge_right_00 edgeDistance.sv(29) " "Verilog HDL or VHDL warning at edgeDistance.sv(29): object \"test_edge_right_00\" assigned a value but never read" {  } { { "src/calculationCore/edgeDistance.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/edgeDistance.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397594639 "|DE2_115|TOP:top1|calculationCore:calCore|disparityMap:disMap1|edgeDistance:edgDis"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_edge_right_10 edgeDistance.sv(29) " "Verilog HDL or VHDL warning at edgeDistance.sv(29): object \"test_edge_right_10\" assigned a value but never read" {  } { { "src/calculationCore/edgeDistance.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/edgeDistance.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1642397594639 "|DE2_115|TOP:top1|calculationCore:calCore|disparityMap:disMap1|edgeDistance:edgDis"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594645 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "homogeneityParameter TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|homogeneityParameter:homPar " "Elaborating entity \"homogeneityParameter\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|homogeneityParameter:homPar\"" {  } { { "src/calculationCore/disparityMap.sv" "homPar" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594668 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594670 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594670 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "abs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"abs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594670 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_l " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_l\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594670 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "i_vector_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"i_vector_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1642397594670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "homoBuffer TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|homoBuffer:homBuf " "Elaborating entity \"homoBuffer\" for hierarchy \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap1\|homoBuffer:homBuf\"" {  } { { "src/calculationCore/disparityMap.sv" "homBuf" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/disparityMap.sv" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3205 TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205 " "Elaborating entity \"buffer_3205\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\"" {  } { { "src/calculationCore/calculationCore.sv" "buf_3205" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_640_8bit TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8 " "Elaborating entity \"buffer_640_8bit\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\"" {  } { { "buffer_3205.sv" "buffer3200_8" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_640_8bit.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_8bit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_640_8bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_8bit.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 5 " "Parameter \"number_of_taps\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594687 ""}  } { { "buffer_640_8bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_8bit.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397594687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t9v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t9v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t9v " "Found entity 1: shift_taps_t9v" {  } { { "db/shift_taps_t9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_t9v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_t9v TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_t9v:auto_generated " "Elaborating entity \"shift_taps_t9v\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_t9v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jja1 " "Found entity 1: altsyncram_jja1" {  } { { "db/altsyncram_jja1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_jja1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jja1 TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_t9v:auto_generated\|altsyncram_jja1:altsyncram2 " "Elaborating entity \"altsyncram_jja1\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_8bit:buffer3200_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_t9v:auto_generated\|altsyncram_jja1:altsyncram2\"" {  } { { "db/shift_taps_t9v.tdf" "altsyncram2" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_t9v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_640_1bit TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11 " "Elaborating entity \"buffer_640_1bit\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\"" {  } { { "buffer_3205.sv" "buffer3200_11" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_640_1bit.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397594765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 5 " "Parameter \"number_of_taps\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594766 ""}  } { { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397594766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m9v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m9v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m9v " "Found entity 1: shift_taps_m9v" {  } { { "db/shift_taps_m9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_m9v TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated " "Elaborating entity \"shift_taps_m9v\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lga1 " "Found entity 1: altsyncram_lga1" {  } { { "db/altsyncram_lga1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_lga1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lga1 TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2 " "Elaborating entity \"altsyncram_lga1\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\"" {  } { { "db/shift_taps_m9v.tdf" "altsyncram2" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_5_8bit TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8 " "Elaborating entity \"buffer_5_8bit\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\"" {  } { { "buffer_3205.sv" "buffer_5_8" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_5_8bit.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_8bit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_5_8bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_8bit.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5 " "Parameter \"tap_distance\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594856 ""}  } { { "buffer_5_8bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_8bit.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397594856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k6v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k6v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k6v " "Found entity 1: shift_taps_k6v" {  } { { "db/shift_taps_k6v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_k6v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_k6v TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated " "Elaborating entity \"shift_taps_k6v\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17a1 " "Found entity 1: altsyncram_17a1" {  } { { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_17a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17a1 TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\|altsyncram_17a1:altsyncram2 " "Elaborating entity \"altsyncram_17a1\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\|altsyncram_17a1:altsyncram2\"" {  } { { "db/shift_taps_k6v.tdf" "altsyncram2" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_k6v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6pf TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\|cntr_6pf:cntr1 " "Elaborating entity \"cntr_6pf\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\|cntr_6pf:cntr1\"" {  } { { "db/shift_taps_k6v.tdf" "cntr1" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_k6v.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397594970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397594970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\|cntr_6pf:cntr1\|cmpr_ogc:cmpr7 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_8bit:buffer_5_8\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k6v:auto_generated\|cntr_6pf:cntr1\|cmpr_ogc:cmpr7\"" {  } { { "db/cntr_6pf.tdf" "cmpr7" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_6pf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_5_1bit TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11 " "Elaborating entity \"buffer_5_1bit\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\"" {  } { { "buffer_3205.sv" "buffer5_11" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_5_1bit.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_1bit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "buffer_5_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_1bit.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5 " "Parameter \"tap_distance\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397594985 ""}  } { { "buffer_5_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_1bit.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397594985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d6v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d6v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d6v " "Found entity 1: shift_taps_d6v" {  } { { "db/shift_taps_d6v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_d6v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397595013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397595013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_d6v TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_d6v:auto_generated " "Elaborating entity \"shift_taps_d6v\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_d6v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397595013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6a1 " "Found entity 1: altsyncram_j6a1" {  } { { "db/altsyncram_j6a1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_j6a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397595042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397595042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6a1 TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_d6v:auto_generated\|altsyncram_j6a1:altsyncram2 " "Elaborating entity \"altsyncram_j6a1\" for hierarchy \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_11\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_d6v:auto_generated\|altsyncram_j6a1:altsyncram2\"" {  } { { "db/shift_taps_d6v.tdf" "altsyncram2" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_d6v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397595043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:ss7 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:ss7\"" {  } { { "src/DE2_115/DE2_115.sv" "ss7" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397595700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "src/DE2_115/DE2_115.sv" "u1" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397595701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(131) " "Verilog HDL assignment warning at VGA_Controller.v(131): truncated value with size 32 to match size of target (10)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(134) " "Verilog HDL assignment warning at VGA_Controller.v(134): truncated value with size 32 to match size of target (10)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(137) " "Verilog HDL assignment warning at VGA_Controller.v(137): truncated value with size 32 to match size of target (10)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(145) " "Verilog HDL assignment warning at VGA_Controller.v(145): truncated value with size 32 to match size of target (20)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_r VGA_Controller.v(147) " "Verilog HDL Always Construct warning at VGA_Controller.v(147): inferring latch(es) for variable \"counter_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(205) " "Verilog HDL assignment warning at VGA_Controller.v(205): truncated value with size 32 to match size of target (13)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(231) " "Verilog HDL assignment warning at VGA_Controller.v(231): truncated value with size 32 to match size of target (13)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[0\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[0\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[1\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[1\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[2\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[2\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[3\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[3\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[4\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[4\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[5\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[5\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[6\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[6\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[7\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[7\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[8\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[8\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[9\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[9\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[10\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[10\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[11\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[11\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[12\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[12\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[13\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[13\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[14\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[14\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[15\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[15\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[16\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[16\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[17\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[17\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[18\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[18\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r\[19\] VGA_Controller.v(147) " "Inferred latch for \"counter_r\[19\]\" at VGA_Controller.v(147)" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1642397595702 "|DE2_115|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:deb0 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:deb0\"" {  } { { "src/DE2_115/DE2_115.sv" "deb0" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397595703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Debounce.sv(23) " "Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/Debounce.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595703 "|DE2_115|Debounce:deb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Debounce.sv(25) " "Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/Debounce.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1642397595703 "|DE2_115|Debounce:deb0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_d6v:auto_generated\|altsyncram_j6a1:altsyncram2\|q_b\[0\] " "Synthesized away node \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_5_1bit:buffer5_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_d6v:auto_generated\|altsyncram_j6a1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_j6a1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_j6a1.tdf" 39 2 0 } } { "db/shift_taps_d6v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_d6v.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "buffer_5_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_5_1bit.v" 66 0 0 } } { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 50 0 0 } } { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } } { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|TOP:top1|calculationCore:calCore|buffer_3205:buf_3205|buffer_5_1bit:buffer5_12|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_d6v:auto_generated|altsyncram_j6a1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[0\] " "Synthesized away node \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_lga1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_lga1.tdf" 39 2 0 } } { "db/shift_taps_m9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } } { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 30 0 0 } } { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } } { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|TOP:top1|calculationCore:calCore|buffer_3205:buf_3205|buffer_640_1bit:buffer3200_12|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m9v:auto_generated|altsyncram_lga1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[1\] " "Synthesized away node \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_lga1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_lga1.tdf" 69 2 0 } } { "db/shift_taps_m9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } } { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 30 0 0 } } { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } } { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|TOP:top1|calculationCore:calCore|buffer_3205:buf_3205|buffer_640_1bit:buffer3200_12|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m9v:auto_generated|altsyncram_lga1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[2\] " "Synthesized away node \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_lga1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_lga1.tdf" 99 2 0 } } { "db/shift_taps_m9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } } { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 30 0 0 } } { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } } { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|TOP:top1|calculationCore:calCore|buffer_3205:buf_3205|buffer_640_1bit:buffer3200_12|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m9v:auto_generated|altsyncram_lga1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[3\] " "Synthesized away node \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_lga1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_lga1.tdf" 129 2 0 } } { "db/shift_taps_m9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } } { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 30 0 0 } } { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } } { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|TOP:top1|calculationCore:calCore|buffer_3205:buf_3205|buffer_640_1bit:buffer3200_12|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m9v:auto_generated|altsyncram_lga1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[4\] " "Synthesized away node \"TOP:top1\|calculationCore:calCore\|buffer_3205:buf_3205\|buffer_640_1bit:buffer3200_12\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m9v:auto_generated\|altsyncram_lga1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_lga1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_lga1.tdf" 159 2 0 } } { "db/shift_taps_m9v.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_m9v.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "buffer_640_1bit.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_640_1bit.v" 86 0 0 } } { "buffer_3205.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/buffer_3205.sv" 30 0 0 } } { "src/calculationCore/calculationCore.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/calculationCore/calculationCore.sv" 106 0 0 } } { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 159 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 591 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|TOP:top1|calculationCore:calCore|buffer_3205:buf_3205|buffer_640_1bit:buffer3200_12|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_m9v:auto_generated|altsyncram_lga1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 42 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 76 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[8\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 314 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[9\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 348 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 42 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 76 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[2\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 110 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[3\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 144 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[12\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 450 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[13\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 484 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[14\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 518 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"SDram_Control_new:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_sj31.tdf" 552 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "src/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600482 "|DE2_115|SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1642397600482 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1642397600482 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_altpll_hah2:sd1\|wire_pll7_clk\[0\] " "Synthesized away node \"fp_qsys:pll0\|fp_qsys_altpll_1:altpll_1\|fp_qsys_altpll_1_altpll_hah2:sd1\|wire_pll7_clk\[0\]\"" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 193 -1 0 } } { "fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_1.v" 277 0 0 } } { "fp_qsys/synthesis/fp_qsys.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v" 50 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397600497 "|DE2_115|fp_qsys:pll0|fp_qsys_altpll_1:altpll_1|fp_qsys_altpll_1_altpll_hah2:sd1|pll7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1642397600497 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1642397600497 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "31 " "Inferred 31 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3205 " "Parameter TAP_DISTANCE set to 3205" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowAddCorrelation:add\[0\].winAddCor_gen\|valid_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowAddCorrelation:add\[0\].winAddCor_gen\|valid_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 33 " "Parameter TAP_DISTANCE set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf0\[0\].winBuf_0_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf0\[0\].winBuf_0_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf1\[0\].winBuf_1_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf1\[0\].winBuf_1_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf2\[0\].winBuf_2_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf2\[0\].winBuf_2_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf3\[0\].winBuf_3_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf3\[0\].winBuf_3_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf4\[0\].winBuf_4_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf4\[0\].winBuf_4_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 27 " "Parameter TAP_DISTANCE set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf5\[0\].winBuf_5_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf5\[0\].winBuf_5_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf6\[0\].winBuf_6_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf6\[0\].winBuf_6_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 25 " "Parameter TAP_DISTANCE set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf7\[0\].winBuf_7_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf7\[0\].winBuf_7_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf8\[0\].winBuf_8_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf8\[0\].winBuf_8_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf9\[0\].winBuf_9_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf9\[0\].winBuf_9_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf10\[0\].winBuf_10_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf10\[0\].winBuf_10_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 21 " "Parameter TAP_DISTANCE set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf11\[0\].winBuf_11_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf11\[0\].winBuf_11_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf12\[0\].winBuf_12_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf12\[0\].winBuf_12_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf13\[0\].winBuf_13_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf13\[0\].winBuf_13_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf14\[0\].winBuf_14_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf14\[0\].winBuf_14_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf15\[0\].winBuf_15_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf15\[0\].winBuf_15_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf16\[0\].winBuf_16_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf16\[0\].winBuf_16_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf17\[0\].winBuf_17_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf17\[0\].winBuf_17_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf18\[0\].winBuf_18_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf18\[0\].winBuf_18_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf19\[0\].winBuf_19_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf19\[0\].winBuf_19_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf20\[0\].winBuf_20_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf20\[0\].winBuf_20_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf21\[0\].winBuf_21_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf21\[0\].winBuf_21_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf22\[0\].winBuf_22_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf22\[0\].winBuf_22_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf23\[0\].winBuf_23_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf23\[0\].winBuf_23_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf24\[0\].winBuf_24_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf24\[0\].winBuf_24_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf25\[0\].winBuf_25_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf25\[0\].winBuf_25_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf26\[0\].winBuf_26_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf26\[0\].winBuf_26_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf27\[0\].winBuf_27_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf27\[0\].winBuf_27_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf28\[0\].winBuf_28_0\|crl_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf28\[0\].winBuf_28_0\|crl_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624351 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1642397624351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0 " "Instantiated megafunction \"TOP:top1\|RAM:buffer\|en_shift:en_ram\|lpm_shiftreg:LPM_SHIFTREG_component\|altshift_taps:dffs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3205 " "Parameter \"TAP_DISTANCE\" = \"3205\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397624384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e9m " "Found entity 1: shift_taps_e9m" {  } { { "db/shift_taps_e9m.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_e9m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n81 " "Found entity 1: altsyncram_4n81" {  } { { "db/altsyncram_4n81.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_4n81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cvf " "Found entity 1: cntr_cvf" {  } { { "db/cntr_cvf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_cvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ic " "Found entity 1: cmpr_9ic" {  } { { "db/cmpr_9ic.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_9ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowAddCorrelation:add\[0\].winAddCor_gen\|altshift_taps:valid_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowAddCorrelation:add\[0\].winAddCor_gen\|altshift_taps:valid_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowAddCorrelation:add\[0\].winAddCor_gen\|altshift_taps:valid_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowAddCorrelation:add\[0\].winAddCor_gen\|altshift_taps:valid_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 33 " "Parameter \"TAP_DISTANCE\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624510 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397624510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qkm " "Found entity 1: shift_taps_qkm" {  } { { "db/shift_taps_qkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_qkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1b1 " "Found entity 1: altsyncram_v1b1" {  } { { "db/altsyncram_v1b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_v1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9sf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9sf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9sf " "Found entity 1: cntr_9sf" {  } { { "db/cntr_9sf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_9sf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbh " "Found entity 1: cntr_vbh" {  } { { "db/cntr_vbh.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_vbh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf0\[0\].winBuf_0_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf0\[0\].winBuf_0_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf0\[0\].winBuf_0_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf0\[0\].winBuf_0_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397624664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fmm " "Found entity 1: shift_taps_fmm" {  } { { "db/shift_taps_fmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_fmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5b1 " "Found entity 1: altsyncram_o5b1" {  } { { "db/altsyncram_o5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_o5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_1rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nah " "Found entity 1: cntr_nah" {  } { { "db/cntr_nah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_nah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf1\[0\].winBuf_1_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf1\[0\].winBuf_1_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf1\[0\].winBuf_1_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf1\[0\].winBuf_1_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397624793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gmm " "Found entity 1: shift_taps_gmm" {  } { { "db/shift_taps_gmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_gmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5b1 " "Found entity 1: altsyncram_m5b1" {  } { { "db/altsyncram_m5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_m5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0rf " "Found entity 1: cntr_0rf" {  } { { "db/cntr_0rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_0rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mah " "Found entity 1: cntr_mah" {  } { { "db/cntr_mah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_mah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf2\[0\].winBuf_2_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf2\[0\].winBuf_2_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397624923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf2\[0\].winBuf_2_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf2\[0\].winBuf_2_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397624923 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397624923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hmm " "Found entity 1: shift_taps_hmm" {  } { { "db/shift_taps_hmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_hmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5b1 " "Found entity 1: altsyncram_k5b1" {  } { { "db/altsyncram_k5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_k5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397624983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397624983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_vqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lah " "Found entity 1: cntr_lah" {  } { { "db/cntr_lah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_lah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf3\[0\].winBuf_3_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf3\[0\].winBuf_3_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf3\[0\].winBuf_3_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf3\[0\].winBuf_3_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625054 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_imm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_imm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_imm " "Found entity 1: shift_taps_imm" {  } { { "db/shift_taps_imm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_imm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5b1 " "Found entity 1: altsyncram_i5b1" {  } { { "db/altsyncram_i5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_i5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_uqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kah " "Found entity 1: cntr_kah" {  } { { "db/cntr_kah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_kah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf4\[0\].winBuf_4_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf4\[0\].winBuf_4_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf4\[0\].winBuf_4_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf4\[0\].winBuf_4_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 27 " "Parameter \"TAP_DISTANCE\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625183 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jmm " "Found entity 1: shift_taps_jmm" {  } { { "db/shift_taps_jmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_jmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5b1 " "Found entity 1: altsyncram_h5b1" {  } { { "db/altsyncram_h5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_h5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_tqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_jah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf5\[0\].winBuf_5_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf5\[0\].winBuf_5_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf5\[0\].winBuf_5_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf5\[0\].winBuf_5_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kmm " "Found entity 1: shift_taps_kmm" {  } { { "db/shift_taps_kmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_kmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5b1 " "Found entity 1: altsyncram_j5b1" {  } { { "db/altsyncram_j5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_j5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_sqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iah " "Found entity 1: cntr_iah" {  } { { "db/cntr_iah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_iah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf6\[0\].winBuf_6_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf6\[0\].winBuf_6_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf6\[0\].winBuf_6_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf6\[0\].winBuf_6_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 25 " "Parameter \"TAP_DISTANCE\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625444 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lmm " "Found entity 1: shift_taps_lmm" {  } { { "db/shift_taps_lmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_lmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5b1 " "Found entity 1: altsyncram_l5b1" {  } { { "db/altsyncram_l5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_l5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqf " "Found entity 1: cntr_rqf" {  } { { "db/cntr_rqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_rqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hah " "Found entity 1: cntr_hah" {  } { { "db/cntr_hah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_hah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf7\[0\].winBuf_7_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf7\[0\].winBuf_7_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf7\[0\].winBuf_7_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf7\[0\].winBuf_7_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625574 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mmm " "Found entity 1: shift_taps_mmm" {  } { { "db/shift_taps_mmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_mmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5b1 " "Found entity 1: altsyncram_n5b1" {  } { { "db/altsyncram_n5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_n5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_qqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gah " "Found entity 1: cntr_gah" {  } { { "db/cntr_gah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_gah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf8\[0\].winBuf_8_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf8\[0\].winBuf_8_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf8\[0\].winBuf_8_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf8\[0\].winBuf_8_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nmm " "Found entity 1: shift_taps_nmm" {  } { { "db/shift_taps_nmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_nmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95b1 " "Found entity 1: altsyncram_95b1" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_95b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_pqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_fah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf9\[0\].winBuf_9_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf9\[0\].winBuf_9_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf9\[0\].winBuf_9_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf9\[0\].winBuf_9_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_omm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_omm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_omm " "Found entity 1: shift_taps_omm" {  } { { "db/shift_taps_omm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_omm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5b1 " "Found entity 1: altsyncram_p5b1" {  } { { "db/altsyncram_p5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_p5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oqf " "Found entity 1: cntr_oqf" {  } { { "db/cntr_oqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_oqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eah " "Found entity 1: cntr_eah" {  } { { "db/cntr_eah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_eah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf10\[0\].winBuf_10_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf10\[0\].winBuf_10_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397625968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf10\[0\].winBuf_10_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf10\[0\].winBuf_10_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 21 " "Parameter \"TAP_DISTANCE\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397625968 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397625968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pmm " "Found entity 1: shift_taps_pmm" {  } { { "db/shift_taps_pmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_pmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397625996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397625996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5b1 " "Found entity 1: altsyncram_q5b1" {  } { { "db/altsyncram_q5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_q5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rf " "Found entity 1: cntr_2rf" {  } { { "db/cntr_2rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_2rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oah " "Found entity 1: cntr_oah" {  } { { "db/cntr_oah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_oah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf11\[0\].winBuf_11_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf11\[0\].winBuf_11_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf11\[0\].winBuf_11_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf11\[0\].winBuf_11_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626100 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qmm " "Found entity 1: shift_taps_qmm" {  } { { "db/shift_taps_qmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_qmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5b1 " "Found entity 1: altsyncram_r5b1" {  } { { "db/altsyncram_r5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_r5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_3rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pah " "Found entity 1: cntr_pah" {  } { { "db/cntr_pah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_pah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf12\[0\].winBuf_12_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf12\[0\].winBuf_12_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf12\[0\].winBuf_12_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf12\[0\].winBuf_12_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rmm " "Found entity 1: shift_taps_rmm" {  } { { "db/shift_taps_rmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_rmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5b1 " "Found entity 1: altsyncram_s5b1" {  } { { "db/altsyncram_s5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_s5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rf " "Found entity 1: cntr_4rf" {  } { { "db/cntr_4rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_4rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qah " "Found entity 1: cntr_qah" {  } { { "db/cntr_qah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_qah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf13\[0\].winBuf_13_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf13\[0\].winBuf_13_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf13\[0\].winBuf_13_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf13\[0\].winBuf_13_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_smm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_smm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_smm " "Found entity 1: shift_taps_smm" {  } { { "db/shift_taps_smm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_smm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5b1 " "Found entity 1: altsyncram_t5b1" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_t5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5rf " "Found entity 1: cntr_5rf" {  } { { "db/cntr_5rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_5rf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rah " "Found entity 1: cntr_rah" {  } { { "db/cntr_rah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_rah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf14\[0\].winBuf_14_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf14\[0\].winBuf_14_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf14\[0\].winBuf_14_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf14\[0\].winBuf_14_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626493 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tmm " "Found entity 1: shift_taps_tmm" {  } { { "db/shift_taps_tmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_tmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5b1 " "Found entity 1: altsyncram_u5b1" {  } { { "db/altsyncram_u5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_u5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rf " "Found entity 1: cntr_6rf" {  } { { "db/cntr_6rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_6rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sah " "Found entity 1: cntr_sah" {  } { { "db/cntr_sah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_sah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf15\[0\].winBuf_15_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf15\[0\].winBuf_15_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf15\[0\].winBuf_15_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf15\[0\].winBuf_15_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626649 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_umm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_umm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_umm " "Found entity 1: shift_taps_umm" {  } { { "db/shift_taps_umm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_umm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5b1 " "Found entity 1: altsyncram_v5b1" {  } { { "db/altsyncram_v5b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_v5b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7rf " "Found entity 1: cntr_7rf" {  } { { "db/cntr_7rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_7rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tah " "Found entity 1: cntr_tah" {  } { { "db/cntr_tah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_tah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf16\[0\].winBuf_16_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf16\[0\].winBuf_16_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf16\[0\].winBuf_16_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf16\[0\].winBuf_16_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626780 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vmm " "Found entity 1: shift_taps_vmm" {  } { { "db/shift_taps_vmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_vmm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06b1 " "Found entity 1: altsyncram_06b1" {  } { { "db/altsyncram_06b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_06b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rf " "Found entity 1: cntr_8rf" {  } { { "db/cntr_8rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_8rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uah " "Found entity 1: cntr_uah" {  } { { "db/cntr_uah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_uah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf17\[0\].winBuf_17_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf17\[0\].winBuf_17_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397626912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf17\[0\].winBuf_17_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf17\[0\].winBuf_17_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397626912 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397626912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0nm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0nm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0nm " "Found entity 1: shift_taps_0nm" {  } { { "db/shift_taps_0nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_0nm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16b1 " "Found entity 1: altsyncram_16b1" {  } { { "db/altsyncram_16b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_16b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397626974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397626974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9rf " "Found entity 1: cntr_9rf" {  } { { "db/cntr_9rf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_9rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vah " "Found entity 1: cntr_vah" {  } { { "db/cntr_vah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_vah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf18\[0\].winBuf_18_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf18\[0\].winBuf_18_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf18\[0\].winBuf_18_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf18\[0\].winBuf_18_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1nm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1nm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1nm " "Found entity 1: shift_taps_1nm" {  } { { "db/shift_taps_1nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_1nm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26b1 " "Found entity 1: altsyncram_26b1" {  } { { "db/altsyncram_26b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_26b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nqf " "Found entity 1: cntr_nqf" {  } { { "db/cntr_nqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_nqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dah " "Found entity 1: cntr_dah" {  } { { "db/cntr_dah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_dah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf19\[0\].winBuf_19_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf19\[0\].winBuf_19_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf19\[0\].winBuf_19_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf19\[0\].winBuf_19_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627180 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2nm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2nm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2nm " "Found entity 1: shift_taps_2nm" {  } { { "db/shift_taps_2nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_2nm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36b1 " "Found entity 1: altsyncram_36b1" {  } { { "db/altsyncram_36b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_36b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_mqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cah " "Found entity 1: cntr_cah" {  } { { "db/cntr_cah.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_cah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf20\[0\].winBuf_20_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf20\[0\].winBuf_20_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf20\[0\].winBuf_20_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf20\[0\].winBuf_20_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627314 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3nm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3nm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3nm " "Found entity 1: shift_taps_3nm" {  } { { "db/shift_taps_3nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_3nm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2b1 " "Found entity 1: altsyncram_i2b1" {  } { { "db/altsyncram_i2b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_i2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epf " "Found entity 1: cntr_epf" {  } { { "db/cntr_epf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_epf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49h " "Found entity 1: cntr_49h" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_49h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf21\[0\].winBuf_21_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf21\[0\].winBuf_21_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf21\[0\].winBuf_21_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf21\[0\].winBuf_21_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627447 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4nm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4nm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4nm " "Found entity 1: shift_taps_4nm" {  } { { "db/shift_taps_4nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_4nm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2b1 " "Found entity 1: altsyncram_e2b1" {  } { { "db/altsyncram_e2b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_e2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_cpf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39h " "Found entity 1: cntr_39h" {  } { { "db/cntr_39h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_39h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf22\[0\].winBuf_22_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf22\[0\].winBuf_22_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf22\[0\].winBuf_22_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf22\[0\].winBuf_22_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627575 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lkm " "Found entity 1: shift_taps_lkm" {  } { { "db/shift_taps_lkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_lkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2b1 " "Found entity 1: altsyncram_c2b1" {  } { { "db/altsyncram_c2b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_c2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpf " "Found entity 1: cntr_bpf" {  } { { "db/cntr_bpf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_bpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19h " "Found entity 1: cntr_19h" {  } { { "db/cntr_19h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_19h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf23\[0\].winBuf_23_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf23\[0\].winBuf_23_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf23\[0\].winBuf_23_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf23\[0\].winBuf_23_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kkm " "Found entity 1: shift_taps_kkm" {  } { { "db/shift_taps_kkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_kkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2b1 " "Found entity 1: altsyncram_b2b1" {  } { { "db/altsyncram_b2b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_b2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09h " "Found entity 1: cntr_09h" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_09h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf24\[0\].winBuf_24_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf24\[0\].winBuf_24_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf24\[0\].winBuf_24_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf24\[0\].winBuf_24_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627861 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jkm " "Found entity 1: shift_taps_jkm" {  } { { "db/shift_taps_jkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_jkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82b1 " "Found entity 1: altsyncram_82b1" {  } { { "db/altsyncram_82b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_82b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9pf " "Found entity 1: cntr_9pf" {  } { { "db/cntr_9pf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_9pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8h " "Found entity 1: cntr_v8h" {  } { { "db/cntr_v8h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_v8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397627982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397627982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf25\[0\].winBuf_25_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf25\[0\].winBuf_25_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397627992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf25\[0\].winBuf_25_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf25\[0\].winBuf_25_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397627993 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397627993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikm " "Found entity 1: shift_taps_ikm" {  } { { "db/shift_taps_ikm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_ikm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52b1 " "Found entity 1: altsyncram_52b1" {  } { { "db/altsyncram_52b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_52b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_u8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf26\[0\].winBuf_26_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf26\[0\].winBuf_26_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397628122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf26\[0\].winBuf_26_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf26\[0\].winBuf_26_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628122 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397628122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mkm " "Found entity 1: shift_taps_mkm" {  } { { "db/shift_taps_mkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_mkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32b1 " "Found entity 1: altsyncram_32b1" {  } { { "db/altsyncram_32b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_32b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8h " "Found entity 1: cntr_s8h" {  } { { "db/cntr_s8h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_s8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf27\[0\].winBuf_27_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf27\[0\].winBuf_27_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397628225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf27\[0\].winBuf_27_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf27\[0\].winBuf_27_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628225 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397628225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nkm " "Found entity 1: shift_taps_nkm" {  } { { "db/shift_taps_nkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_nkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1b1 " "Found entity 1: altsyncram_u1b1" {  } { { "db/altsyncram_u1b1.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_u1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_r8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf28\[0\].winBuf_28_0\|altshift_taps:crl_r_rtl_0 " "Elaborated megafunction instantiation \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf28\[0\].winBuf_28_0\|altshift_taps:crl_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397628355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf28\[0\].winBuf_28_0\|altshift_taps:crl_r_rtl_0 " "Instantiated megafunction \"TOP:top1\|calculationCore:calCore\|disparityMap:disMap2\|windowBuffer:buf28\[0\].winBuf_28_0\|altshift_taps:crl_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642397628355 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1642397628355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_okm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_okm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_okm " "Found entity 1: shift_taps_okm" {  } { { "db/shift_taps_okm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_okm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3961 " "Found entity 1: altsyncram_3961" {  } { { "db/altsyncram_3961.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altsyncram_3961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642397628477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642397628477 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1642397632009 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1642397632849 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1642397632849 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1642397632849 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1642397632849 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] VCC pin " "The pin \"GPIO\[19\]\" is fed by VCC" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1642397632852 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1642397632852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_Controller:u1\|counter_r\[4\] " "Latch VGA_Controller:u1\|counter_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_Controller:u1\|H_Cont\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_Controller:u1\|H_Cont\[4\]" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1642397633132 ""}  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1642397633132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_qkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_qkm.tdf" 39 2 0 } } { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 64 -1 0 } } { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 65 -1 0 } } { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 80 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_t57.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_u57.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_u57.tdf" 38 2 0 } } { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 443 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_t57.tdf" 45 2 0 } } { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 61 -1 0 } } { "db/shift_taps_0nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_0nm.tdf" 39 2 0 } } { "db/shift_taps_vmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_vmm.tdf" 39 2 0 } } { "db/shift_taps_2nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_2nm.tdf" 39 2 0 } } { "db/shift_taps_1nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_1nm.tdf" 39 2 0 } } { "db/shift_taps_4nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_4nm.tdf" 39 2 0 } } { "db/shift_taps_3nm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_3nm.tdf" 39 2 0 } } { "db/shift_taps_kkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_kkm.tdf" 39 2 0 } } { "db/shift_taps_lkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_lkm.tdf" 39 2 0 } } { "db/shift_taps_ikm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_ikm.tdf" 39 2 0 } } { "db/shift_taps_jkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_jkm.tdf" 39 2 0 } } { "db/shift_taps_nkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_nkm.tdf" 39 2 0 } } { "db/shift_taps_mkm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_mkm.tdf" 39 2 0 } } { "db/shift_taps_okm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_okm.tdf" 42 2 0 } } { "db/shift_taps_gmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_gmm.tdf" 39 2 0 } } { "db/shift_taps_fmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_fmm.tdf" 39 2 0 } } { "db/shift_taps_imm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_imm.tdf" 39 2 0 } } { "db/shift_taps_hmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_hmm.tdf" 39 2 0 } } { "db/shift_taps_kmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_kmm.tdf" 39 2 0 } } { "db/shift_taps_jmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_jmm.tdf" 39 2 0 } } { "db/shift_taps_mmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_mmm.tdf" 39 2 0 } } { "db/shift_taps_lmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_lmm.tdf" 39 2 0 } } { "db/shift_taps_omm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_omm.tdf" 39 2 0 } } { "db/shift_taps_nmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_nmm.tdf" 39 2 0 } } { "db/shift_taps_qmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_qmm.tdf" 39 2 0 } } { "db/shift_taps_pmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_pmm.tdf" 39 2 0 } } { "db/shift_taps_smm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_smm.tdf" 39 2 0 } } { "db/shift_taps_rmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_rmm.tdf" 39 2 0 } } { "db/shift_taps_umm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_umm.tdf" 39 2 0 } } { "db/shift_taps_tmm.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/shift_taps_tmm.tdf" 39 2 0 } } { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 131 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/a_graycounter_ojc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1642397633315 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1642397633317 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397635144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397635144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397635144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397635144 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1642397635144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642397635155 "|DE2_115|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1642397635155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642397637171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1642397654413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/dclab/FinalProject/output_files/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/dclab/FinalProject/output_files/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1642397656707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642397659902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397659902 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 211 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1642397661347 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 151 -1 0 } } { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 289 0 0 } } { "fp_qsys/synthesis/fp_qsys.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/fp_qsys.v" 34 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 199 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1642397661349 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "No output dependent on input pin \"ENET0_MDIO\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "No output dependent on input pin \"ENET1_MDIO\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642397663187 "|DE2_115|HSMC_RX_D_P[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1642397663187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74195 " "Implemented 74195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642397663203 ""} { "Info" "ICUT_CUT_TM_OPINS" "248 " "Implemented 248 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642397663203 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1642397663203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72665 " "Implemented 72665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642397663203 ""} { "Info" "ICUT_CUT_TM_RAMS" "1048 " "Implemented 1048 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1642397663203 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1642397663203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642397663203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 461 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 461 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5514 " "Peak virtual memory: 5514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642397663539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 13:34:23 2022 " "Processing ended: Mon Jan 17 13:34:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642397663539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642397663539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642397663539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642397663539 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/trdb_d5m_v/Line_Buffer.qip " "Tcl Script File src/trdb_d5m_v/Line_Buffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip " "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1642397668741 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1642397668741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642397668822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642397668827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 13:34:25 2022 " "Processing started: Mon Jan 17 13:34:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642397668827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642397668827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642397668829 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642397668920 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1642397668920 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1642397668920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1642397669639 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642397670101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642397670138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642397670138 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5322 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1642397670192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5323 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1642397670192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5324 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1642397670192 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[3\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5325 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1642397670192 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5322 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1642397670192 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|wire_pll7_clk\[0\] port" {  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5343 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1642397670193 ""}  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5343 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1642397670193 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642397671067 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642397671750 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642397671750 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 171962 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642397671858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 171964 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642397671858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 171966 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642397671858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 171968 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642397671858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642397671858 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642397671892 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642397679143 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1642397688047 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688137 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688137 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1642397688137 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688137 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688137 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1642397688137 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1642397688137 ""}
{ "Info" "ISTA_SDC_FOUND" "fp_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fp_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642397688451 ""}
{ "Info" "ISTA_SDC_FOUND" "src/DE2_115/DE2_115.sdc " "Reading SDC File: 'src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642397688528 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688575 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397688575 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1642397688575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1642397688577 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642397688578 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[0\] " "Node: GPIO\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] GPIO\[0\] " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by GPIO\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397688768 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642397688768 "|DE2_115|GPIO[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397688768 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642397688768 "|DE2_115|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|H_Cont\[10\] " "Node: VGA_Controller:u1\|H_Cont\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Controller:u1\|counter_r\[1\] VGA_Controller:u1\|H_Cont\[10\] " "Latch VGA_Controller:u1\|counter_r\[1\] is being clocked by VGA_Controller:u1\|H_Cont\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397688768 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642397688768 "|DE2_115|VGA_Controller:u1|H_Cont[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642397689341 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1642397689357 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.000     AUD_BCLK " "  83.000     AUD_BCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  40.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642397689359 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1642397689359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5246 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 171948 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 171949 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node fp_qsys:pll0\|fp_qsys_altpll_0:altpll_0\|fp_qsys_altpll_0_altpll_vru2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/fp_qsys/synthesis/submodules/fp_qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5343 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5322 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5322 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5322 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[3\] (placed in counter C1 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[3\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5322 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "src/trdb_d5m_v/I2C_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_Controller.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 41464 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 41738 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5246 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|counter_en  " "Automatically promoted node VGA_Controller:u1\|counter_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:top1\|Mux1~10 " "Destination node TOP:top1\|Mux1~10" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40925 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:top1\|Mux1~12 " "Destination node TOP:top1\|Mux1~12" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40928 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:top1\|state_w~2 " "Destination node TOP:top1\|state_w~2" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40931 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP:top1\|Mux1~17 " "Destination node TOP:top1\|Mux1~17" {  } { { "src/top/top.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/top/top.sv" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40935 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|mVGA_B\[2\]~1 " "Destination node VGA_Controller:u1\|mVGA_B\[2\]~1" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40943 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|mVGA_B\[3\]~3 " "Destination node VGA_Controller:u1\|mVGA_B\[3\]~3" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40945 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|mVGA_B\[4\]~5 " "Destination node VGA_Controller:u1\|mVGA_B\[4\]~5" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40947 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|mVGA_B\[5\]~7 " "Destination node VGA_Controller:u1\|mVGA_B\[5\]~7" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40949 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|mVGA_B\[6\]~9 " "Destination node VGA_Controller:u1\|mVGA_B\[6\]~9" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40951 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|mVGA_B\[7\]~11 " "Destination node VGA_Controller:u1\|mVGA_B\[7\]~11" {  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 40953 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642397692320 ""}  } { { "src/trdb_d5m_v/VGA_Controller.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/VGA_Controller.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2487 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDram_Control_new:u7\|mLENGTH\[6\]~0 " "Destination node SDram_Control_new:u7\|mLENGTH\[6\]~0" {  } { { "src/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/Sdram_Control/Sdram_Control.v" 489 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 41228 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 41559 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642397692321 ""}  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5317 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 41028 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|i2c_reset " "Destination node I2C_CCD_Config:u8\|i2c_reset" {  } { { "src/trdb_d5m_v/I2C_CCD_Config.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/I2C_CCD_Config.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5244 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642397692321 ""}  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5319 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[17\]~output " "Destination node GPIO\[17\]~output" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 155571 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~1 " "Destination node Reset_Delay:u2\|oRST_1~1" {  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 41681 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642397692321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642397692321 ""}  } { { "src/trdb_d5m_v/Reset_Delay.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/Reset_Delay.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 5318 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642397692321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642397701106 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642397701159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642397701164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642397701233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642397701338 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642397701433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642397701435 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642397701482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642397704614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1642397704675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642397704675 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 211 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1642397705630 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] GPIO\[16\]~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO\[16\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 211 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1642397705631 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[3\] VGA_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/trdb_d5m_v/sdram_pll.v" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/trdb_d5m_v/sdram_pll.v" 107 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 211 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 42 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1642397705631 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642397713350 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1642397713350 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:42 " "Fitter preparation operations ending: elapsed time is 00:00:42" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642397713353 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1642397713438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642397722395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642397733699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642397734177 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642397806876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:13 " "Fitter placement operations ending: elapsed time is 00:01:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642397806877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642397817306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1642397847247 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642397847247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642397857027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1642397857046 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1642397857046 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642397857046 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 51.75 " "Total time spent on timing analysis during the Fitter is 51.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642397858526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642397858955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642397862965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642397863060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642397867024 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642397877013 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1642397886164 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "92 " "Following 92 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1810 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1811 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1812 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1813 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1814 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1815 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1816 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1817 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2083 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2084 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2085 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2086 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2088 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1818 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1819 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1820 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1821 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2096 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2097 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2099 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1870 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1871 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1872 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1873 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1874 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1875 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1876 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1877 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1878 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1879 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1880 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1881 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1882 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1883 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1884 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1885 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1998 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1999 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2000 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2001 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2002 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2003 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2004 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2005 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2006 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2007 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2008 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2009 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2012 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2013 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2014 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2015 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2016 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2017 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2018 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2019 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2020 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2021 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2022 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2023 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2024 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2025 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2026 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2061 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2062 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2063 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2064 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2065 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2066 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2067 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1704 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1703 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1702 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1701 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1700 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1699 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1698 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1697 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1696 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1695 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1694 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1693 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1692 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1686 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1687 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 2010 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1691 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1690 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1689 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/user/Desktop/dclab/FinalProject/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/dclab/FinalProject/" { { 0 { 0 ""} 0 1688 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1642397887966 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1642397887966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/dclab/FinalProject/output_files/DE2_115.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/dclab/FinalProject/output_files/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642397891246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7050 " "Peak virtual memory: 7050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642397898020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 13:38:18 2022 " "Processing ended: Mon Jan 17 13:38:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642397898020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:53 " "Elapsed time: 00:03:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642397898020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:01 " "Total CPU time (on all processors): 00:08:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642397898020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642397898020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642397903235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642397903237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 13:38:20 2022 " "Processing started: Mon Jan 17 13:38:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642397903237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642397903237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642397903237 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/trdb_d5m_v/Line_Buffer.qip " "Tcl Script File src/trdb_d5m_v/Line_Buffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip " "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1642397903388 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1642397903388 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642397907594 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642397907715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642397911067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 13:38:31 2022 " "Processing ended: Mon Jan 17 13:38:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642397911067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642397911067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642397911067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642397911067 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642397911927 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/trdb_d5m_v/Line_Buffer.qip " "Tcl Script File src/trdb_d5m_v/Line_Buffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip " "set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1642397916266 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1642397916266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642397916351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642397916356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 13:38:32 2022 " "Processing started: Mon Jan 17 13:38:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642397916356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642397916356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c DE2_115 " "Command: quartus_sta FinalProject -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642397916358 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1642397916453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1642397917684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642397917721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642397917721 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1642397920820 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1642397921142 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921142 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921142 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1642397921142 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1642397921142 ""}
{ "Info" "ISTA_SDC_FOUND" "fp_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fp_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1642397921444 ""}
{ "Info" "ISTA_SDC_FOUND" "src/DE2_115/DE2_115.sdc " "Reading SDC File: 'src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1642397921534 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921550 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1642397921550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1642397921553 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1642397921555 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[0\] " "Node: GPIO\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] GPIO\[0\] " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by GPIO\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397921753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397921753 "|DE2_115|GPIO[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397921753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397921753 "|DE2_115|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|H_Cont\[10\] " "Node: VGA_Controller:u1\|H_Cont\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Controller:u1\|counter_r\[1\] VGA_Controller:u1\|H_Cont\[10\] " "Latch VGA_Controller:u1\|counter_r\[1\] is being clocked by VGA_Controller:u1\|H_Cont\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397921753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397921753 "|DE2_115|VGA_Controller:u1|H_Cont[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922267 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1642397922287 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1642397922337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.008 " "Worst-case setup slack is 2.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.008               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.008               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.718               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   12.718               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.852               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.852               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.848               0.000 CLOCK2_50  " "   14.848               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.388               0.000 CLOCK_50  " "   18.388               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397922942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.279               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.364               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK_50  " "    0.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK2_50  " "    0.402               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.403               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397923093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.165 " "Worst-case recovery slack is 3.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.165               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.165               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.167               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.167               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.414               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   13.414               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.528               0.000 CLOCK2_50  " "   13.528               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397923136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.401 " "Worst-case removal slack is 1.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.401               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839               0.000 CLOCK2_50  " "    1.839               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.013               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.013               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.017               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.017               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397923171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.690 " "Worst-case minimum pulse width slack is 4.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.690               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.690               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 CLOCK2_50  " "    9.740               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.759               0.000 CLOCK_50  " "    9.759               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.703               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.706               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   19.706               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.790               0.000 AUD_BCLK  " "   78.790               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397923189 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.579 ns " "Worst Case Available Settling Time: 14.579 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397924351 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642397924378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1642397924462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1642397928530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[0\] " "Node: GPIO\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] GPIO\[0\] " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by GPIO\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397930016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397930016 "|DE2_115|GPIO[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397930016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397930016 "|DE2_115|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|H_Cont\[10\] " "Node: VGA_Controller:u1\|H_Cont\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Controller:u1\|counter_r\[1\] VGA_Controller:u1\|H_Cont\[10\] " "Latch VGA_Controller:u1\|counter_r\[1\] is being clocked by VGA_Controller:u1\|H_Cont\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397930016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397930016 "|DE2_115|VGA_Controller:u1|H_Cont[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.755 " "Worst-case setup slack is 2.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.755               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.755               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.535               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   13.535               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.285               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   14.285               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.358               0.000 CLOCK2_50  " "   15.358               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.541               0.000 CLOCK_50  " "   18.541               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397930497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.285               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK2_50  " "    0.353               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.354               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397930641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.942 " "Worst-case recovery slack is 3.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.942               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.942               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.942               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.942               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   14.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.198               0.000 CLOCK2_50  " "   14.198               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397930683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.269 " "Worst-case removal slack is 1.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.269               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667               0.000 CLOCK2_50  " "    1.667               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.405               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.405               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.405               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.405               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397930715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.679 " "Worst-case minimum pulse width slack is 4.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.679               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.679               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.712               0.000 CLOCK2_50  " "    9.712               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.779               0.000 CLOCK_50  " "    9.779               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.684               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.684               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.690               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   19.690               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.790               0.000 AUD_BCLK  " "   78.790               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397930736 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.074 ns " "Worst Case Available Settling Time: 15.074 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397931706 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642397931734 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[0\] " "Node: GPIO\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] GPIO\[0\] " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by GPIO\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397933594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397933594 "|DE2_115|GPIO[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397933594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397933594 "|DE2_115|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|H_Cont\[10\] " "Node: VGA_Controller:u1\|H_Cont\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch VGA_Controller:u1\|counter_r\[1\] VGA_Controller:u1\|H_Cont\[10\] " "Latch VGA_Controller:u1\|counter_r\[1\] is being clocked by VGA_Controller:u1\|H_Cont\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1642397933594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1642397933594 "|DE2_115|VGA_Controller:u1|H_Cont[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.789 " "Worst-case setup slack is 5.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.789               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.789               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.124               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   16.124               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.682               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   16.682               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.506               0.000 CLOCK2_50  " "   17.506               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.214               0.000 CLOCK_50  " "   19.214               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397933824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.101               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.154               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.180               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK2_50  " "    0.181               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397933978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.309 " "Worst-case recovery slack is 6.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.309               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.309               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.310               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   16.310               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.417               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   16.417               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.564               0.000 CLOCK2_50  " "   16.564               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397934024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.669 " "Worst-case removal slack is 0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.669               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 CLOCK2_50  " "    0.880               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.683               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.683               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.684               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397934060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.758 " "Worst-case minimum pulse width slack is 4.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.758               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.758               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438               0.000 CLOCK_50  " "    9.438               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.443               0.000 CLOCK2_50  " "    9.443               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   19.749               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.760               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.760               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.000               0.000 AUD_BCLK  " "   79.000               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642397934085 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.326 ns " "Worst Case Available Settling Time: 17.326 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1642397935131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642397936099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642397936274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642397937121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 13:38:57 2022 " "Processing ended: Mon Jan 17 13:38:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642397937121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642397937121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642397937121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642397937121 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 524 s " "Quartus II Full Compilation was successful. 0 errors, 524 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642397938251 ""}
