

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_3u_softmax_config28_s'
================================================================
* Date:           Sun Nov 14 10:24:48 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.092|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                          |                                                |  Latency  |  Interval | Pipeline |
        |                         Instance                         |                     Module                     | min | max | min | max |   Type   |
        +----------------------------------------------------------+------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_softmax_latency_array_array_softmax_config28_s_fu_30  |softmax_latency_array_array_softmax_config28_s  |    9|    9|    1|    1| function |
        +----------------------------------------------------------+------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      3|     612|    283|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    167|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      3|     623|    456|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_softmax_latency_array_array_softmax_config28_s_fu_30  |softmax_latency_array_array_softmax_config28_s  |        3|      3|  612|  283|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                     |                                                |        3|      3|  612|  283|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call6  |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|   6|           3|           3|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|         11|    1|         11|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_0_V_read   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_read   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_read   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_write   |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_write   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 167|         37|   14|         37|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  10|   0|   10|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed,3u>,softmax_config28> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                   data_V_data_0_V                  |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_0_V                  |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                   data_V_data_0_V                  |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                   data_V_data_1_V                  |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_1_V                  |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                   data_V_data_1_V                  |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                   data_V_data_2_V                  |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                   data_V_data_2_V                  |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                   data_V_data_2_V                  |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                   res_V_data_0_V                   |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_0_V                   |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                   res_V_data_0_V                   |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                   res_V_data_1_V                   |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_1_V                   |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                   res_V_data_1_V                   |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                   res_V_data_2_V                   |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                   res_V_data_2_V                   |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                   res_V_data_2_V                   |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+

