{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 20:43:22 2018 " "Info: Processing started: Mon Apr 16 20:43:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:UC\|state.DECODE register Registrador:RegPC\|Saida\[1\] 20.3 MHz 49.26 ns Internal " "Info: Clock \"clock\" has Internal fmax of 20.3 MHz between source register \"UnidadeControle:UC\|state.DECODE\" and destination register \"Registrador:RegPC\|Saida\[1\]\" (period= 49.26 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.418 ns + Longest register register " "Info: + Longest register to register delay is 24.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.DECODE 1 REG LCFF_X43_Y28_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y28_N19; Fanout = 6; REG Node = 'UnidadeControle:UC\|state.DECODE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.DECODE } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.371 ns) 0.888 ns UnidadeControle:UC\|WideOr8~2 2 COMB LCCOMB_X43_Y28_N6 3 " "Info: 2: + IC(0.517 ns) + CELL(0.371 ns) = 0.888 ns; Loc. = LCCOMB_X43_Y28_N6; Fanout = 3; COMB Node = 'UnidadeControle:UC\|WideOr8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { UnidadeControle:UC|state.DECODE UnidadeControle:UC|WideOr8~2 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.388 ns) 1.729 ns Multiplex2bit:MuxSrcB\|Mux22~0 3 COMB LCCOMB_X43_Y28_N4 33 " "Info: 3: + IC(0.453 ns) + CELL(0.388 ns) = 1.729 ns; Loc. = LCCOMB_X43_Y28_N4; Fanout = 33; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { UnidadeControle:UC|WideOr8~2 Multiplex2bit:MuxSrcB|Mux22~0 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 2.406 ns Multiplex2bit:MuxSrcB\|Mux31~20 4 COMB LCCOMB_X43_Y28_N22 1 " "Info: 4: + IC(0.257 ns) + CELL(0.420 ns) = 2.406 ns; Loc. = LCCOMB_X43_Y28_N22; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux31~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { Multiplex2bit:MuxSrcB|Mux22~0 Multiplex2bit:MuxSrcB|Mux31~20 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 2.804 ns Multiplex2bit:MuxSrcB\|Mux31~21 5 COMB LCCOMB_X43_Y28_N2 5 " "Info: 5: + IC(0.249 ns) + CELL(0.149 ns) = 2.804 ns; Loc. = LCCOMB_X43_Y28_N2; Fanout = 5; COMB Node = 'Multiplex2bit:MuxSrcB\|Mux31~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Multiplex2bit:MuxSrcB|Mux31~20 Multiplex2bit:MuxSrcB|Mux31~21 } "NODE_NAME" } } { "Multiplex2bit.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex2bit.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.150 ns) 3.438 ns Ula32:ULA\|carry_temp\[0\]~29 6 COMB LCCOMB_X44_Y28_N28 2 " "Info: 6: + IC(0.484 ns) + CELL(0.150 ns) = 3.438 ns; Loc. = LCCOMB_X44_Y28_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Multiplex2bit:MuxSrcB|Mux31~21 Ula32:ULA|carry_temp[0]~29 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 4.341 ns Ula32:ULA\|carry_temp\[1\]~30 7 COMB LCCOMB_X43_Y27_N6 3 " "Info: 7: + IC(0.753 ns) + CELL(0.150 ns) = 4.341 ns; Loc. = LCCOMB_X43_Y27_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Ula32:ULA|carry_temp[0]~29 Ula32:ULA|carry_temp[1]~30 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.743 ns Ula32:ULA\|carry_temp\[3\]~31 8 COMB LCCOMB_X43_Y27_N0 1 " "Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 4.743 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 5.141 ns Ula32:ULA\|carry_temp\[3\]~55 9 COMB LCCOMB_X43_Y27_N10 3 " "Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 5.141 ns; Loc. = LCCOMB_X43_Y27_N10; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.547 ns Ula32:ULA\|carry_temp\[5\]~32 10 COMB LCCOMB_X43_Y27_N18 1 " "Info: 10: + IC(0.256 ns) + CELL(0.150 ns) = 5.547 ns; Loc. = LCCOMB_X43_Y27_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[3]~55 Ula32:ULA|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 5.937 ns Ula32:ULA\|carry_temp\[5\]~56 11 COMB LCCOMB_X43_Y27_N12 3 " "Info: 11: + IC(0.240 ns) + CELL(0.150 ns) = 5.937 ns; Loc. = LCCOMB_X43_Y27_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.341 ns Ula32:ULA\|carry_temp\[7\]~33 12 COMB LCCOMB_X43_Y27_N28 1 " "Info: 12: + IC(0.254 ns) + CELL(0.150 ns) = 6.341 ns; Loc. = LCCOMB_X43_Y27_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[5]~56 Ula32:ULA|carry_temp[7]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 6.733 ns Ula32:ULA\|carry_temp\[7\]~57 13 COMB LCCOMB_X43_Y27_N22 3 " "Info: 13: + IC(0.242 ns) + CELL(0.150 ns) = 6.733 ns; Loc. = LCCOMB_X43_Y27_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:ULA|carry_temp[7]~33 Ula32:ULA|carry_temp[7]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 7.631 ns Ula32:ULA\|carry_temp\[8\]~58 14 COMB LCCOMB_X44_Y29_N10 2 " "Info: 14: + IC(0.748 ns) + CELL(0.150 ns) = 7.631 ns; Loc. = LCCOMB_X44_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Ula32:ULA|carry_temp[7]~57 Ula32:ULA|carry_temp[8]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 8.339 ns Ula32:ULA\|carry_temp\[9\]~35 15 COMB LCCOMB_X44_Y29_N0 3 " "Info: 15: + IC(0.270 ns) + CELL(0.438 ns) = 8.339 ns; Loc. = LCCOMB_X44_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Ula32:ULA|carry_temp[8]~58 Ula32:ULA|carry_temp[9]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 8.764 ns Ula32:ULA\|carry_temp\[10\]~59 16 COMB LCCOMB_X44_Y29_N20 2 " "Info: 16: + IC(0.275 ns) + CELL(0.150 ns) = 8.764 ns; Loc. = LCCOMB_X44_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { Ula32:ULA|carry_temp[9]~35 Ula32:ULA|carry_temp[10]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 9.303 ns Ula32:ULA\|carry_temp\[11\]~37 17 COMB LCCOMB_X44_Y29_N18 3 " "Info: 17: + IC(0.264 ns) + CELL(0.275 ns) = 9.303 ns; Loc. = LCCOMB_X44_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:ULA|carry_temp[10]~59 Ula32:ULA|carry_temp[11]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 9.717 ns Ula32:ULA\|carry_temp\[12\]~60 18 COMB LCCOMB_X44_Y29_N14 2 " "Info: 18: + IC(0.264 ns) + CELL(0.150 ns) = 9.717 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[11]~37 Ula32:ULA|carry_temp[12]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 10.246 ns Ula32:ULA\|carry_temp\[13\]~39 19 COMB LCCOMB_X44_Y29_N8 3 " "Info: 19: + IC(0.254 ns) + CELL(0.275 ns) = 10.246 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:ULA|carry_temp[12]~60 Ula32:ULA|carry_temp[13]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.150 ns) 11.333 ns Ula32:ULA\|carry_temp\[14\]~61 20 COMB LCCOMB_X50_Y29_N4 2 " "Info: 20: + IC(0.937 ns) + CELL(0.150 ns) = 11.333 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Ula32:ULA|carry_temp[13]~39 Ula32:ULA|carry_temp[14]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 11.881 ns Ula32:ULA\|carry_temp\[15\]~41 21 COMB LCCOMB_X50_Y29_N24 3 " "Info: 21: + IC(0.273 ns) + CELL(0.275 ns) = 11.881 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:ULA|carry_temp[14]~61 Ula32:ULA|carry_temp[15]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.150 ns) 12.481 ns Ula32:ULA\|carry_temp\[16\]~42 22 COMB LCCOMB_X49_Y29_N16 2 " "Info: 22: + IC(0.450 ns) + CELL(0.150 ns) = 12.481 ns; Loc. = LCCOMB_X49_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { Ula32:ULA|carry_temp[15]~41 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 13.022 ns Ula32:ULA\|carry_temp\[17\]~43 23 COMB LCCOMB_X49_Y29_N2 3 " "Info: 23: + IC(0.266 ns) + CELL(0.275 ns) = 13.022 ns; Loc. = LCCOMB_X49_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[17]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 13.425 ns Ula32:ULA\|carry_temp\[18\]~63 24 COMB LCCOMB_X49_Y29_N8 2 " "Info: 24: + IC(0.253 ns) + CELL(0.150 ns) = 13.425 ns; Loc. = LCCOMB_X49_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[17]~43 Ula32:ULA|carry_temp[18]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 13.962 ns Ula32:ULA\|carry_temp\[19\]~45 25 COMB LCCOMB_X49_Y29_N0 3 " "Info: 25: + IC(0.262 ns) + CELL(0.275 ns) = 13.962 ns; Loc. = LCCOMB_X49_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[18]~63 Ula32:ULA|carry_temp[19]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 14.373 ns Ula32:ULA\|carry_temp\[20\]~64 26 COMB LCCOMB_X49_Y29_N10 2 " "Info: 26: + IC(0.261 ns) + CELL(0.150 ns) = 14.373 ns; Loc. = LCCOMB_X49_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:ULA|carry_temp[19]~45 Ula32:ULA|carry_temp[20]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 15.091 ns Ula32:ULA\|carry_temp\[21\]~47 27 COMB LCCOMB_X49_Y29_N6 3 " "Info: 27: + IC(0.280 ns) + CELL(0.438 ns) = 15.091 ns; Loc. = LCCOMB_X49_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { Ula32:ULA|carry_temp[20]~64 Ula32:ULA|carry_temp[21]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 15.513 ns Ula32:ULA\|carry_temp\[22\]~48 28 COMB LCCOMB_X49_Y29_N24 2 " "Info: 28: + IC(0.272 ns) + CELL(0.150 ns) = 15.513 ns; Loc. = LCCOMB_X49_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:ULA|carry_temp[21]~47 Ula32:ULA|carry_temp[22]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 16.049 ns Ula32:ULA\|carry_temp\[23\]~49 29 COMB LCCOMB_X49_Y29_N4 3 " "Info: 29: + IC(0.261 ns) + CELL(0.275 ns) = 16.049 ns; Loc. = LCCOMB_X49_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:ULA|carry_temp[22]~48 Ula32:ULA|carry_temp[23]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 16.590 ns Ula32:ULA\|carry_temp\[24\]~66 30 COMB LCCOMB_X49_Y29_N14 2 " "Info: 30: + IC(0.270 ns) + CELL(0.271 ns) = 16.590 ns; Loc. = LCCOMB_X49_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:ULA|carry_temp[23]~49 Ula32:ULA|carry_temp[24]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 17.327 ns Ula32:ULA\|carry_temp\[25\]~51 31 COMB LCCOMB_X48_Y29_N2 3 " "Info: 31: + IC(0.462 ns) + CELL(0.275 ns) = 17.327 ns; Loc. = LCCOMB_X48_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Ula32:ULA|carry_temp[24]~66 Ula32:ULA|carry_temp[25]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.150 ns) 17.958 ns Ula32:ULA\|carry_temp\[26\]~52 32 COMB LCCOMB_X47_Y29_N14 2 " "Info: 32: + IC(0.481 ns) + CELL(0.150 ns) = 17.958 ns; Loc. = LCCOMB_X47_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Ula32:ULA|carry_temp[25]~51 Ula32:ULA|carry_temp[26]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 18.492 ns Ula32:ULA\|carry_temp\[27\]~53 33 COMB LCCOMB_X47_Y29_N2 3 " "Info: 33: + IC(0.259 ns) + CELL(0.275 ns) = 18.492 ns; Loc. = LCCOMB_X47_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[26]~52 Ula32:ULA|carry_temp[27]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 18.899 ns Ula32:ULA\|carry_temp\[29\]~54 34 COMB LCCOMB_X47_Y29_N0 1 " "Info: 34: + IC(0.257 ns) + CELL(0.150 ns) = 18.899 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[27]~53 Ula32:ULA|carry_temp[29]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 19.294 ns Ula32:ULA\|carry_temp\[29\]~68 35 COMB LCCOMB_X47_Y29_N30 2 " "Info: 35: + IC(0.245 ns) + CELL(0.150 ns) = 19.294 ns; Loc. = LCCOMB_X47_Y29_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|carry_temp[29]~54 Ula32:ULA|carry_temp[29]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.150 ns) 20.230 ns Ula32:ULA\|soma_temp\[31\]~17 36 COMB LCCOMB_X48_Y26_N28 1 " "Info: 36: + IC(0.786 ns) + CELL(0.150 ns) = 20.230 ns; Loc. = LCCOMB_X48_Y26_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Ula32:ULA|carry_temp[29]~68 Ula32:ULA|soma_temp[31]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 20.627 ns Ula32:ULA\|soma_temp\[31\]~18 37 COMB LCCOMB_X48_Y26_N30 1 " "Info: 37: + IC(0.247 ns) + CELL(0.150 ns) = 20.627 ns; Loc. = LCCOMB_X48_Y26_N30; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|soma_temp[31]~17 Ula32:ULA|soma_temp[31]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 21.024 ns Registrador:RegPC\|Saida\[31\]~31 38 COMB LCCOMB_X48_Y26_N22 4 " "Info: 38: + IC(0.247 ns) + CELL(0.150 ns) = 21.024 ns; Loc. = LCCOMB_X48_Y26_N22; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|soma_temp[31]~18 Registrador:RegPC|Saida[31]~31 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.150 ns) 21.945 ns g1~11 39 COMB LCCOMB_X47_Y29_N28 1 " "Info: 39: + IC(0.771 ns) + CELL(0.150 ns) = 21.945 ns; Loc. = LCCOMB_X47_Y29_N28; Fanout = 1; COMB Node = 'g1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { Registrador:RegPC|Saida[31]~31 g1~11 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 22.339 ns g1~12 40 COMB LCCOMB_X47_Y29_N6 2 " "Info: 40: + IC(0.244 ns) + CELL(0.150 ns) = 22.339 ns; Loc. = LCCOMB_X47_Y29_N6; Fanout = 2; COMB Node = 'g1~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { g1~11 g1~12 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 22.742 ns g2 41 COMB LCCOMB_X47_Y29_N16 28 " "Info: 41: + IC(0.253 ns) + CELL(0.150 ns) = 22.742 ns; Loc. = LCCOMB_X47_Y29_N16; Fanout = 28; COMB Node = 'g2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { g1~12 g2 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.660 ns) 24.418 ns Registrador:RegPC\|Saida\[1\] 42 REG LCFF_X43_Y27_N17 3 " "Info: 42: + IC(1.016 ns) + CELL(0.660 ns) = 24.418 ns; Loc. = LCFF_X43_Y27_N17; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { g2 Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.085 ns ( 37.21 % ) " "Info: Total cell delay = 9.085 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.333 ns ( 62.79 % ) " "Info: Total interconnect delay = 15.333 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.418 ns" { UnidadeControle:UC|state.DECODE UnidadeControle:UC|WideOr8~2 Multiplex2bit:MuxSrcB|Mux22~0 Multiplex2bit:MuxSrcB|Mux31~20 Multiplex2bit:MuxSrcB|Mux31~21 Ula32:ULA|carry_temp[0]~29 Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~55 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~56 Ula32:ULA|carry_temp[7]~33 Ula32:ULA|carry_temp[7]~57 Ula32:ULA|carry_temp[8]~58 Ula32:ULA|carry_temp[9]~35 Ula32:ULA|carry_temp[10]~59 Ula32:ULA|carry_temp[11]~37 Ula32:ULA|carry_temp[12]~60 Ula32:ULA|carry_temp[13]~39 Ula32:ULA|carry_temp[14]~61 Ula32:ULA|carry_temp[15]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[17]~43 Ula32:ULA|carry_temp[18]~63 Ula32:ULA|carry_temp[19]~45 Ula32:ULA|carry_temp[20]~64 Ula32:ULA|carry_temp[21]~47 Ula32:ULA|carry_temp[22]~48 Ula32:ULA|carry_temp[23]~49 Ula32:ULA|carry_temp[24]~66 Ula32:ULA|carry_temp[25]~51 Ula32:ULA|carry_temp[26]~52 Ula32:ULA|carry_temp[27]~53 Ula32:ULA|carry_temp[29]~54 Ula32:ULA|carry_temp[29]~68 Ula32:ULA|soma_temp[31]~17 Ula32:ULA|soma_temp[31]~18 Registrador:RegPC|Saida[31]~31 g1~11 g1~12 g2 Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.418 ns" { UnidadeControle:UC|state.DECODE {} UnidadeControle:UC|WideOr8~2 {} Multiplex2bit:MuxSrcB|Mux22~0 {} Multiplex2bit:MuxSrcB|Mux31~20 {} Multiplex2bit:MuxSrcB|Mux31~21 {} Ula32:ULA|carry_temp[0]~29 {} Ula32:ULA|carry_temp[1]~30 {} Ula32:ULA|carry_temp[3]~31 {} Ula32:ULA|carry_temp[3]~55 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~56 {} Ula32:ULA|carry_temp[7]~33 {} Ula32:ULA|carry_temp[7]~57 {} Ula32:ULA|carry_temp[8]~58 {} Ula32:ULA|carry_temp[9]~35 {} Ula32:ULA|carry_temp[10]~59 {} Ula32:ULA|carry_temp[11]~37 {} Ula32:ULA|carry_temp[12]~60 {} Ula32:ULA|carry_temp[13]~39 {} Ula32:ULA|carry_temp[14]~61 {} Ula32:ULA|carry_temp[15]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[17]~43 {} Ula32:ULA|carry_temp[18]~63 {} Ula32:ULA|carry_temp[19]~45 {} Ula32:ULA|carry_temp[20]~64 {} Ula32:ULA|carry_temp[21]~47 {} Ula32:ULA|carry_temp[22]~48 {} Ula32:ULA|carry_temp[23]~49 {} Ula32:ULA|carry_temp[24]~66 {} Ula32:ULA|carry_temp[25]~51 {} Ula32:ULA|carry_temp[26]~52 {} Ula32:ULA|carry_temp[27]~53 {} Ula32:ULA|carry_temp[29]~54 {} Ula32:ULA|carry_temp[29]~68 {} Ula32:ULA|soma_temp[31]~17 {} Ula32:ULA|soma_temp[31]~18 {} Registrador:RegPC|Saida[31]~31 {} g1~11 {} g1~12 {} g2 {} Registrador:RegPC|Saida[1] {} } { 0.000ns 0.517ns 0.453ns 0.257ns 0.249ns 0.484ns 0.753ns 0.252ns 0.248ns 0.256ns 0.240ns 0.254ns 0.242ns 0.748ns 0.270ns 0.275ns 0.264ns 0.264ns 0.254ns 0.937ns 0.273ns 0.450ns 0.266ns 0.253ns 0.262ns 0.261ns 0.280ns 0.272ns 0.261ns 0.270ns 0.462ns 0.481ns 0.259ns 0.257ns 0.245ns 0.786ns 0.247ns 0.247ns 0.771ns 0.244ns 0.253ns 1.016ns } { 0.000ns 0.371ns 0.388ns 0.420ns 0.149ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.901 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1305 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1305; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.537 ns) 2.901 ns Registrador:RegPC\|Saida\[1\] 3 REG LCFF_X43_Y27_N17 3 " "Info: 3: + IC(1.261 ns) + CELL(0.537 ns) = 2.901 ns; Loc. = LCFF_X43_Y27_N17; Fanout = 3; REG Node = 'Registrador:RegPC\|Saida\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock~clkctrl Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.60 % ) " "Info: Total cell delay = 1.526 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.375 ns ( 47.40 % ) " "Info: Total interconnect delay = 1.375 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clock clock~clkctrl Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[1] {} } { 0.000ns 0.000ns 0.114ns 1.261ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.899 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1305 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1305; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.537 ns) 2.899 ns UnidadeControle:UC\|state.DECODE 3 REG LCFF_X43_Y28_N19 6 " "Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y28_N19; Fanout = 6; REG Node = 'UnidadeControle:UC\|state.DECODE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { clock~clkctrl UnidadeControle:UC|state.DECODE } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.64 % ) " "Info: Total cell delay = 1.526 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clock clock~clkctrl UnidadeControle:UC|state.DECODE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.DECODE {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clock clock~clkctrl Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[1] {} } { 0.000ns 0.000ns 0.114ns 1.261ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clock clock~clkctrl UnidadeControle:UC|state.DECODE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.DECODE {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/UnidadeControle.sv" 30 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.418 ns" { UnidadeControle:UC|state.DECODE UnidadeControle:UC|WideOr8~2 Multiplex2bit:MuxSrcB|Mux22~0 Multiplex2bit:MuxSrcB|Mux31~20 Multiplex2bit:MuxSrcB|Mux31~21 Ula32:ULA|carry_temp[0]~29 Ula32:ULA|carry_temp[1]~30 Ula32:ULA|carry_temp[3]~31 Ula32:ULA|carry_temp[3]~55 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~56 Ula32:ULA|carry_temp[7]~33 Ula32:ULA|carry_temp[7]~57 Ula32:ULA|carry_temp[8]~58 Ula32:ULA|carry_temp[9]~35 Ula32:ULA|carry_temp[10]~59 Ula32:ULA|carry_temp[11]~37 Ula32:ULA|carry_temp[12]~60 Ula32:ULA|carry_temp[13]~39 Ula32:ULA|carry_temp[14]~61 Ula32:ULA|carry_temp[15]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[17]~43 Ula32:ULA|carry_temp[18]~63 Ula32:ULA|carry_temp[19]~45 Ula32:ULA|carry_temp[20]~64 Ula32:ULA|carry_temp[21]~47 Ula32:ULA|carry_temp[22]~48 Ula32:ULA|carry_temp[23]~49 Ula32:ULA|carry_temp[24]~66 Ula32:ULA|carry_temp[25]~51 Ula32:ULA|carry_temp[26]~52 Ula32:ULA|carry_temp[27]~53 Ula32:ULA|carry_temp[29]~54 Ula32:ULA|carry_temp[29]~68 Ula32:ULA|soma_temp[31]~17 Ula32:ULA|soma_temp[31]~18 Registrador:RegPC|Saida[31]~31 g1~11 g1~12 g2 Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.418 ns" { UnidadeControle:UC|state.DECODE {} UnidadeControle:UC|WideOr8~2 {} Multiplex2bit:MuxSrcB|Mux22~0 {} Multiplex2bit:MuxSrcB|Mux31~20 {} Multiplex2bit:MuxSrcB|Mux31~21 {} Ula32:ULA|carry_temp[0]~29 {} Ula32:ULA|carry_temp[1]~30 {} Ula32:ULA|carry_temp[3]~31 {} Ula32:ULA|carry_temp[3]~55 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~56 {} Ula32:ULA|carry_temp[7]~33 {} Ula32:ULA|carry_temp[7]~57 {} Ula32:ULA|carry_temp[8]~58 {} Ula32:ULA|carry_temp[9]~35 {} Ula32:ULA|carry_temp[10]~59 {} Ula32:ULA|carry_temp[11]~37 {} Ula32:ULA|carry_temp[12]~60 {} Ula32:ULA|carry_temp[13]~39 {} Ula32:ULA|carry_temp[14]~61 {} Ula32:ULA|carry_temp[15]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[17]~43 {} Ula32:ULA|carry_temp[18]~63 {} Ula32:ULA|carry_temp[19]~45 {} Ula32:ULA|carry_temp[20]~64 {} Ula32:ULA|carry_temp[21]~47 {} Ula32:ULA|carry_temp[22]~48 {} Ula32:ULA|carry_temp[23]~49 {} Ula32:ULA|carry_temp[24]~66 {} Ula32:ULA|carry_temp[25]~51 {} Ula32:ULA|carry_temp[26]~52 {} Ula32:ULA|carry_temp[27]~53 {} Ula32:ULA|carry_temp[29]~54 {} Ula32:ULA|carry_temp[29]~68 {} Ula32:ULA|soma_temp[31]~17 {} Ula32:ULA|soma_temp[31]~18 {} Registrador:RegPC|Saida[31]~31 {} g1~11 {} g1~12 {} g2 {} Registrador:RegPC|Saida[1] {} } { 0.000ns 0.517ns 0.453ns 0.257ns 0.249ns 0.484ns 0.753ns 0.252ns 0.248ns 0.256ns 0.240ns 0.254ns 0.242ns 0.748ns 0.270ns 0.275ns 0.264ns 0.264ns 0.254ns 0.937ns 0.273ns 0.450ns 0.266ns 0.253ns 0.262ns 0.261ns 0.280ns 0.272ns 0.261ns 0.270ns 0.462ns 0.481ns 0.259ns 0.257ns 0.245ns 0.786ns 0.247ns 0.247ns 0.771ns 0.244ns 0.253ns 1.016ns } { 0.000ns 0.371ns 0.388ns 0.420ns 0.149ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clock clock~clkctrl Registrador:RegPC|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[1] {} } { 0.000ns 0.000ns 0.114ns 1.261ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { clock clock~clkctrl UnidadeControle:UC|state.DECODE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.DECODE {} } { 0.000ns 0.000ns 0.114ns 1.259ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[30\] Instr_Reg:RegInstrucao\|Instr25_21\[4\] 36.112 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[30\]\" through register \"Instr_Reg:RegInstrucao\|Instr25_21\[4\]\" is 36.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.891 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1305 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1305; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.891 ns Instr_Reg:RegInstrucao\|Instr25_21\[4\] 3 REG LCFF_X39_Y29_N21 243 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.891 ns; Loc. = LCFF_X39_Y29_N21; Fanout = 243; REG Node = 'Instr_Reg:RegInstrucao\|Instr25_21\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clock~clkctrl Instr_Reg:RegInstrucao|Instr25_21[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.78 % ) " "Info: Total cell delay = 1.526 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 47.22 % ) " "Info: Total interconnect delay = 1.365 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl Instr_Reg:RegInstrucao|Instr25_21[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:RegInstrucao|Instr25_21[4] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.971 ns + Longest register pin " "Info: + Longest register to pin delay is 32.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:RegInstrucao\|Instr25_21\[4\] 1 REG LCFF_X39_Y29_N21 243 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y29_N21; Fanout = 243; REG Node = 'Instr_Reg:RegInstrucao\|Instr25_21\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:RegInstrucao|Instr25_21[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.420 ns) 2.374 ns Multiplex:MuxSrcA\|f\[4\]~101 2 COMB LCCOMB_X39_Y29_N28 1 " "Info: 2: + IC(1.954 ns) + CELL(0.420 ns) = 2.374 ns; Loc. = LCCOMB_X39_Y29_N28; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[4\]~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { Instr_Reg:RegInstrucao|Instr25_21[4] Multiplex:MuxSrcA|f[4]~101 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.438 ns) 4.277 ns Multiplex:MuxSrcA\|f\[4\]~102 3 COMB LCCOMB_X38_Y29_N0 1 " "Info: 3: + IC(1.465 ns) + CELL(0.438 ns) = 4.277 ns; Loc. = LCCOMB_X38_Y29_N0; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[4\]~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { Multiplex:MuxSrcA|f[4]~101 Multiplex:MuxSrcA|f[4]~102 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.415 ns) 6.178 ns Multiplex:MuxSrcA\|f\[4\]~105 4 COMB LCCOMB_X43_Y31_N14 1 " "Info: 4: + IC(1.486 ns) + CELL(0.415 ns) = 6.178 ns; Loc. = LCCOMB_X43_Y31_N14; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[4\]~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { Multiplex:MuxSrcA|f[4]~102 Multiplex:MuxSrcA|f[4]~105 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.275 ns) 7.806 ns Multiplex:MuxSrcA\|f\[4\]~108 5 COMB LCCOMB_X39_Y28_N30 1 " "Info: 5: + IC(1.353 ns) + CELL(0.275 ns) = 7.806 ns; Loc. = LCCOMB_X39_Y28_N30; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[4\]~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Multiplex:MuxSrcA|f[4]~105 Multiplex:MuxSrcA|f[4]~108 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.420 ns) 9.713 ns Multiplex:MuxSrcA\|f\[4\]~109 6 COMB LCCOMB_X43_Y26_N28 1 " "Info: 6: + IC(1.487 ns) + CELL(0.420 ns) = 9.713 ns; Loc. = LCCOMB_X43_Y26_N28; Fanout = 1; COMB Node = 'Multiplex:MuxSrcA\|f\[4\]~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { Multiplex:MuxSrcA|f[4]~108 Multiplex:MuxSrcA|f[4]~109 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.149 ns) 10.117 ns Multiplex:MuxSrcA\|f\[4\]~110 7 COMB LCCOMB_X43_Y26_N22 4 " "Info: 7: + IC(0.255 ns) + CELL(0.149 ns) = 10.117 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 4; COMB Node = 'Multiplex:MuxSrcA\|f\[4\]~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Multiplex:MuxSrcA|f[4]~109 Multiplex:MuxSrcA|f[4]~110 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.420 ns) 11.277 ns Ula32:ULA\|carry_temp\[5\]~32 8 COMB LCCOMB_X43_Y27_N18 1 " "Info: 8: + IC(0.740 ns) + CELL(0.420 ns) = 11.277 ns; Loc. = LCCOMB_X43_Y27_N18; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { Multiplex:MuxSrcA|f[4]~110 Ula32:ULA|carry_temp[5]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 11.667 ns Ula32:ULA\|carry_temp\[5\]~56 9 COMB LCCOMB_X43_Y27_N12 3 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 11.667 ns; Loc. = LCCOMB_X43_Y27_N12; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 12.071 ns Ula32:ULA\|carry_temp\[7\]~33 10 COMB LCCOMB_X43_Y27_N28 1 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 12.071 ns; Loc. = LCCOMB_X43_Y27_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[5]~56 Ula32:ULA|carry_temp[7]~33 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 12.463 ns Ula32:ULA\|carry_temp\[7\]~57 11 COMB LCCOMB_X43_Y27_N22 3 " "Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 12.463 ns; Loc. = LCCOMB_X43_Y27_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Ula32:ULA|carry_temp[7]~33 Ula32:ULA|carry_temp[7]~57 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 13.361 ns Ula32:ULA\|carry_temp\[8\]~58 12 COMB LCCOMB_X44_Y29_N10 2 " "Info: 12: + IC(0.748 ns) + CELL(0.150 ns) = 13.361 ns; Loc. = LCCOMB_X44_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Ula32:ULA|carry_temp[7]~57 Ula32:ULA|carry_temp[8]~58 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 14.069 ns Ula32:ULA\|carry_temp\[9\]~35 13 COMB LCCOMB_X44_Y29_N0 3 " "Info: 13: + IC(0.270 ns) + CELL(0.438 ns) = 14.069 ns; Loc. = LCCOMB_X44_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Ula32:ULA|carry_temp[8]~58 Ula32:ULA|carry_temp[9]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 14.494 ns Ula32:ULA\|carry_temp\[10\]~59 14 COMB LCCOMB_X44_Y29_N20 2 " "Info: 14: + IC(0.275 ns) + CELL(0.150 ns) = 14.494 ns; Loc. = LCCOMB_X44_Y29_N20; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { Ula32:ULA|carry_temp[9]~35 Ula32:ULA|carry_temp[10]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 15.033 ns Ula32:ULA\|carry_temp\[11\]~37 15 COMB LCCOMB_X44_Y29_N18 3 " "Info: 15: + IC(0.264 ns) + CELL(0.275 ns) = 15.033 ns; Loc. = LCCOMB_X44_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:ULA|carry_temp[10]~59 Ula32:ULA|carry_temp[11]~37 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 15.447 ns Ula32:ULA\|carry_temp\[12\]~60 16 COMB LCCOMB_X44_Y29_N14 2 " "Info: 16: + IC(0.264 ns) + CELL(0.150 ns) = 15.447 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:ULA|carry_temp[11]~37 Ula32:ULA|carry_temp[12]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 15.976 ns Ula32:ULA\|carry_temp\[13\]~39 17 COMB LCCOMB_X44_Y29_N8 3 " "Info: 17: + IC(0.254 ns) + CELL(0.275 ns) = 15.976 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Ula32:ULA|carry_temp[12]~60 Ula32:ULA|carry_temp[13]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.150 ns) 17.063 ns Ula32:ULA\|carry_temp\[14\]~61 18 COMB LCCOMB_X50_Y29_N4 2 " "Info: 18: + IC(0.937 ns) + CELL(0.150 ns) = 17.063 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Ula32:ULA|carry_temp[13]~39 Ula32:ULA|carry_temp[14]~61 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 17.611 ns Ula32:ULA\|carry_temp\[15\]~41 19 COMB LCCOMB_X50_Y29_N24 3 " "Info: 19: + IC(0.273 ns) + CELL(0.275 ns) = 17.611 ns; Loc. = LCCOMB_X50_Y29_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Ula32:ULA|carry_temp[14]~61 Ula32:ULA|carry_temp[15]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.150 ns) 18.211 ns Ula32:ULA\|carry_temp\[16\]~42 20 COMB LCCOMB_X49_Y29_N16 2 " "Info: 20: + IC(0.450 ns) + CELL(0.150 ns) = 18.211 ns; Loc. = LCCOMB_X49_Y29_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { Ula32:ULA|carry_temp[15]~41 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 18.752 ns Ula32:ULA\|carry_temp\[17\]~43 21 COMB LCCOMB_X49_Y29_N2 3 " "Info: 21: + IC(0.266 ns) + CELL(0.275 ns) = 18.752 ns; Loc. = LCCOMB_X49_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[17]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 19.155 ns Ula32:ULA\|carry_temp\[18\]~63 22 COMB LCCOMB_X49_Y29_N8 2 " "Info: 22: + IC(0.253 ns) + CELL(0.150 ns) = 19.155 ns; Loc. = LCCOMB_X49_Y29_N8; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:ULA|carry_temp[17]~43 Ula32:ULA|carry_temp[18]~63 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 19.692 ns Ula32:ULA\|carry_temp\[19\]~45 23 COMB LCCOMB_X49_Y29_N0 3 " "Info: 23: + IC(0.262 ns) + CELL(0.275 ns) = 19.692 ns; Loc. = LCCOMB_X49_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Ula32:ULA|carry_temp[18]~63 Ula32:ULA|carry_temp[19]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 20.103 ns Ula32:ULA\|carry_temp\[20\]~64 24 COMB LCCOMB_X49_Y29_N10 2 " "Info: 24: + IC(0.261 ns) + CELL(0.150 ns) = 20.103 ns; Loc. = LCCOMB_X49_Y29_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:ULA|carry_temp[19]~45 Ula32:ULA|carry_temp[20]~64 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 20.821 ns Ula32:ULA\|carry_temp\[21\]~47 25 COMB LCCOMB_X49_Y29_N6 3 " "Info: 25: + IC(0.280 ns) + CELL(0.438 ns) = 20.821 ns; Loc. = LCCOMB_X49_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { Ula32:ULA|carry_temp[20]~64 Ula32:ULA|carry_temp[21]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 21.243 ns Ula32:ULA\|carry_temp\[22\]~48 26 COMB LCCOMB_X49_Y29_N24 2 " "Info: 26: + IC(0.272 ns) + CELL(0.150 ns) = 21.243 ns; Loc. = LCCOMB_X49_Y29_N24; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { Ula32:ULA|carry_temp[21]~47 Ula32:ULA|carry_temp[22]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 21.779 ns Ula32:ULA\|carry_temp\[23\]~49 27 COMB LCCOMB_X49_Y29_N4 3 " "Info: 27: + IC(0.261 ns) + CELL(0.275 ns) = 21.779 ns; Loc. = LCCOMB_X49_Y29_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Ula32:ULA|carry_temp[22]~48 Ula32:ULA|carry_temp[23]~49 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 22.320 ns Ula32:ULA\|carry_temp\[24\]~66 28 COMB LCCOMB_X49_Y29_N14 2 " "Info: 28: + IC(0.270 ns) + CELL(0.271 ns) = 22.320 ns; Loc. = LCCOMB_X49_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { Ula32:ULA|carry_temp[23]~49 Ula32:ULA|carry_temp[24]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 23.057 ns Ula32:ULA\|carry_temp\[25\]~51 29 COMB LCCOMB_X48_Y29_N2 3 " "Info: 29: + IC(0.462 ns) + CELL(0.275 ns) = 23.057 ns; Loc. = LCCOMB_X48_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Ula32:ULA|carry_temp[24]~66 Ula32:ULA|carry_temp[25]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.150 ns) 23.688 ns Ula32:ULA\|carry_temp\[26\]~52 30 COMB LCCOMB_X47_Y29_N14 2 " "Info: 30: + IC(0.481 ns) + CELL(0.150 ns) = 23.688 ns; Loc. = LCCOMB_X47_Y29_N14; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Ula32:ULA|carry_temp[25]~51 Ula32:ULA|carry_temp[26]~52 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 24.222 ns Ula32:ULA\|carry_temp\[27\]~53 31 COMB LCCOMB_X47_Y29_N2 3 " "Info: 31: + IC(0.259 ns) + CELL(0.275 ns) = 24.222 ns; Loc. = LCCOMB_X47_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ULA|carry_temp[26]~52 Ula32:ULA|carry_temp[27]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 24.629 ns Ula32:ULA\|carry_temp\[29\]~54 32 COMB LCCOMB_X47_Y29_N0 1 " "Info: 32: + IC(0.257 ns) + CELL(0.150 ns) = 24.629 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:ULA|carry_temp[27]~53 Ula32:ULA|carry_temp[29]~54 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 25.024 ns Ula32:ULA\|carry_temp\[29\]~68 33 COMB LCCOMB_X47_Y29_N30 2 " "Info: 33: + IC(0.245 ns) + CELL(0.150 ns) = 25.024 ns; Loc. = LCCOMB_X47_Y29_N30; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|carry_temp[29]~54 Ula32:ULA|carry_temp[29]~68 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.150 ns) 25.960 ns Ula32:ULA\|soma_temp\[30\] 34 COMB LCCOMB_X48_Y26_N26 1 " "Info: 34: + IC(0.786 ns) + CELL(0.150 ns) = 25.960 ns; Loc. = LCCOMB_X48_Y26_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { Ula32:ULA|carry_temp[29]~68 Ula32:ULA|soma_temp[30] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 26.357 ns Registrador:RegPC\|Saida\[30\]~30 35 COMB LCCOMB_X48_Y26_N12 4 " "Info: 35: + IC(0.247 ns) + CELL(0.150 ns) = 26.357 ns; Loc. = LCCOMB_X48_Y26_N12; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[30\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:ULA|soma_temp[30] Registrador:RegPC|Saida[30]~30 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.836 ns) + CELL(2.778 ns) 32.971 ns Alu\[30\] 36 PIN PIN_AE15 0 " "Info: 36: + IC(3.836 ns) + CELL(2.778 ns) = 32.971 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'Alu\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.614 ns" { Registrador:RegPC|Saida[30]~30 Alu[30] } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/ProjetoHardware 2018.1-master/Arquivos-Projeto/Up.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.062 ns ( 33.55 % ) " "Info: Total cell delay = 11.062 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.909 ns ( 66.45 % ) " "Info: Total interconnect delay = 21.909 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.971 ns" { Instr_Reg:RegInstrucao|Instr25_21[4] Multiplex:MuxSrcA|f[4]~101 Multiplex:MuxSrcA|f[4]~102 Multiplex:MuxSrcA|f[4]~105 Multiplex:MuxSrcA|f[4]~108 Multiplex:MuxSrcA|f[4]~109 Multiplex:MuxSrcA|f[4]~110 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~56 Ula32:ULA|carry_temp[7]~33 Ula32:ULA|carry_temp[7]~57 Ula32:ULA|carry_temp[8]~58 Ula32:ULA|carry_temp[9]~35 Ula32:ULA|carry_temp[10]~59 Ula32:ULA|carry_temp[11]~37 Ula32:ULA|carry_temp[12]~60 Ula32:ULA|carry_temp[13]~39 Ula32:ULA|carry_temp[14]~61 Ula32:ULA|carry_temp[15]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[17]~43 Ula32:ULA|carry_temp[18]~63 Ula32:ULA|carry_temp[19]~45 Ula32:ULA|carry_temp[20]~64 Ula32:ULA|carry_temp[21]~47 Ula32:ULA|carry_temp[22]~48 Ula32:ULA|carry_temp[23]~49 Ula32:ULA|carry_temp[24]~66 Ula32:ULA|carry_temp[25]~51 Ula32:ULA|carry_temp[26]~52 Ula32:ULA|carry_temp[27]~53 Ula32:ULA|carry_temp[29]~54 Ula32:ULA|carry_temp[29]~68 Ula32:ULA|soma_temp[30] Registrador:RegPC|Saida[30]~30 Alu[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "32.971 ns" { Instr_Reg:RegInstrucao|Instr25_21[4] {} Multiplex:MuxSrcA|f[4]~101 {} Multiplex:MuxSrcA|f[4]~102 {} Multiplex:MuxSrcA|f[4]~105 {} Multiplex:MuxSrcA|f[4]~108 {} Multiplex:MuxSrcA|f[4]~109 {} Multiplex:MuxSrcA|f[4]~110 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~56 {} Ula32:ULA|carry_temp[7]~33 {} Ula32:ULA|carry_temp[7]~57 {} Ula32:ULA|carry_temp[8]~58 {} Ula32:ULA|carry_temp[9]~35 {} Ula32:ULA|carry_temp[10]~59 {} Ula32:ULA|carry_temp[11]~37 {} Ula32:ULA|carry_temp[12]~60 {} Ula32:ULA|carry_temp[13]~39 {} Ula32:ULA|carry_temp[14]~61 {} Ula32:ULA|carry_temp[15]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[17]~43 {} Ula32:ULA|carry_temp[18]~63 {} Ula32:ULA|carry_temp[19]~45 {} Ula32:ULA|carry_temp[20]~64 {} Ula32:ULA|carry_temp[21]~47 {} Ula32:ULA|carry_temp[22]~48 {} Ula32:ULA|carry_temp[23]~49 {} Ula32:ULA|carry_temp[24]~66 {} Ula32:ULA|carry_temp[25]~51 {} Ula32:ULA|carry_temp[26]~52 {} Ula32:ULA|carry_temp[27]~53 {} Ula32:ULA|carry_temp[29]~54 {} Ula32:ULA|carry_temp[29]~68 {} Ula32:ULA|soma_temp[30] {} Registrador:RegPC|Saida[30]~30 {} Alu[30] {} } { 0.000ns 1.954ns 1.465ns 1.486ns 1.353ns 1.487ns 0.255ns 0.740ns 0.240ns 0.254ns 0.242ns 0.748ns 0.270ns 0.275ns 0.264ns 0.264ns 0.254ns 0.937ns 0.273ns 0.450ns 0.266ns 0.253ns 0.262ns 0.261ns 0.280ns 0.272ns 0.261ns 0.270ns 0.462ns 0.481ns 0.259ns 0.257ns 0.245ns 0.786ns 0.247ns 3.836ns } { 0.000ns 0.420ns 0.438ns 0.415ns 0.275ns 0.420ns 0.149ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { clock clock~clkctrl Instr_Reg:RegInstrucao|Instr25_21[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:RegInstrucao|Instr25_21[4] {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.971 ns" { Instr_Reg:RegInstrucao|Instr25_21[4] Multiplex:MuxSrcA|f[4]~101 Multiplex:MuxSrcA|f[4]~102 Multiplex:MuxSrcA|f[4]~105 Multiplex:MuxSrcA|f[4]~108 Multiplex:MuxSrcA|f[4]~109 Multiplex:MuxSrcA|f[4]~110 Ula32:ULA|carry_temp[5]~32 Ula32:ULA|carry_temp[5]~56 Ula32:ULA|carry_temp[7]~33 Ula32:ULA|carry_temp[7]~57 Ula32:ULA|carry_temp[8]~58 Ula32:ULA|carry_temp[9]~35 Ula32:ULA|carry_temp[10]~59 Ula32:ULA|carry_temp[11]~37 Ula32:ULA|carry_temp[12]~60 Ula32:ULA|carry_temp[13]~39 Ula32:ULA|carry_temp[14]~61 Ula32:ULA|carry_temp[15]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[17]~43 Ula32:ULA|carry_temp[18]~63 Ula32:ULA|carry_temp[19]~45 Ula32:ULA|carry_temp[20]~64 Ula32:ULA|carry_temp[21]~47 Ula32:ULA|carry_temp[22]~48 Ula32:ULA|carry_temp[23]~49 Ula32:ULA|carry_temp[24]~66 Ula32:ULA|carry_temp[25]~51 Ula32:ULA|carry_temp[26]~52 Ula32:ULA|carry_temp[27]~53 Ula32:ULA|carry_temp[29]~54 Ula32:ULA|carry_temp[29]~68 Ula32:ULA|soma_temp[30] Registrador:RegPC|Saida[30]~30 Alu[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "32.971 ns" { Instr_Reg:RegInstrucao|Instr25_21[4] {} Multiplex:MuxSrcA|f[4]~101 {} Multiplex:MuxSrcA|f[4]~102 {} Multiplex:MuxSrcA|f[4]~105 {} Multiplex:MuxSrcA|f[4]~108 {} Multiplex:MuxSrcA|f[4]~109 {} Multiplex:MuxSrcA|f[4]~110 {} Ula32:ULA|carry_temp[5]~32 {} Ula32:ULA|carry_temp[5]~56 {} Ula32:ULA|carry_temp[7]~33 {} Ula32:ULA|carry_temp[7]~57 {} Ula32:ULA|carry_temp[8]~58 {} Ula32:ULA|carry_temp[9]~35 {} Ula32:ULA|carry_temp[10]~59 {} Ula32:ULA|carry_temp[11]~37 {} Ula32:ULA|carry_temp[12]~60 {} Ula32:ULA|carry_temp[13]~39 {} Ula32:ULA|carry_temp[14]~61 {} Ula32:ULA|carry_temp[15]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[17]~43 {} Ula32:ULA|carry_temp[18]~63 {} Ula32:ULA|carry_temp[19]~45 {} Ula32:ULA|carry_temp[20]~64 {} Ula32:ULA|carry_temp[21]~47 {} Ula32:ULA|carry_temp[22]~48 {} Ula32:ULA|carry_temp[23]~49 {} Ula32:ULA|carry_temp[24]~66 {} Ula32:ULA|carry_temp[25]~51 {} Ula32:ULA|carry_temp[26]~52 {} Ula32:ULA|carry_temp[27]~53 {} Ula32:ULA|carry_temp[29]~54 {} Ula32:ULA|carry_temp[29]~68 {} Ula32:ULA|soma_temp[30] {} Registrador:RegPC|Saida[30]~30 {} Alu[30] {} } { 0.000ns 1.954ns 1.465ns 1.486ns 1.353ns 1.487ns 0.255ns 0.740ns 0.240ns 0.254ns 0.242ns 0.748ns 0.270ns 0.275ns 0.264ns 0.264ns 0.254ns 0.937ns 0.273ns 0.450ns 0.266ns 0.253ns 0.262ns 0.261ns 0.280ns 0.272ns 0.261ns 0.270ns 0.462ns 0.481ns 0.259ns 0.257ns 0.245ns 0.786ns 0.247ns 3.836ns } { 0.000ns 0.420ns 0.438ns 0.415ns 0.275ns 0.420ns 0.149ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 20:43:24 2018 " "Info: Processing ended: Mon Apr 16 20:43:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
