*********************************************************************************
Commit: 344593ad60c82537e2fc6da6062975547e40941e 
*********************************************************************************

[BoardPkg]

  Support ADL with RPL X-comp BIOS - PSR support
  
  Add a dynamic PCD PcdIsPsrSupported for the switch of PSR.
  (PSR feature should not be exposed to Native ADL-S + ADP-S SKU)
  
  Hsd-es-id: 15010896877
  Change-Id: I9eb105ad6859dbbd4f0c67a2cd2eda57428bb4c7
  Original commit hash: 0279bc837129624059f5ee44d69263d14f2c87c9
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 62168c53c00a35ec170b46ef9a64ca0f4f34c0ec 
*********************************************************************************

[PlatformPkg]

  [RPL-P]: Revert: Modify camera BIOS default setting for RPL-P
  Revert: Modify camera BIOS default setting for RPL-P.
  
  Hsd-es-id: 16016347694
  Change-Id: I0989eafdeeeaded2b49c25bb6492dcd80b217a4e
  Original commit hash: 7b3cf8dfb1fc2b33df5068a9356e08e5b6431f1d
  
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d66990a6a27426978f15c7928ac3a7766a392c05 
*********************************************************************************

[PlatformPkg]

  [RPL-P]: Revert: Modify camera BIOS default setting for RPL-P
  
  Revert: Modify camera BIOS default setting for RPL-P.
  
  Hsd-es-id: 16016347694
  Change-Id: I432cd18adcb52cbd33618483de9db2fbe2f440ac
  Original commit hash: 130badf21ffc9e8512cf2d01e2fd6f966e935221
  
  AlderLakePlatSamplePkg/Setup/MipiCameraRpl.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3bf1fd395d9dfd334d2184f6461460d7c4e03143 
*********************************************************************************

[SiliconPkg]

  [ADL][RPL] BIOS support for HSPHY unified FW for different ADL and RPL SKUs and steppings.
  
  Hsd-es-id: 16015954909
  Change-Id: I103f74d6578de8f95bda57428192fe7f6725a5f6
  Original commit hash: e10e312dd499a57be8a2944b577948018880880e
  
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieHsPhyInfoLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 95eef780221903680dd5ae046702fda396a9e719 
*********************************************************************************

[BoardPkg], [ASL]

  [PM][RTD3] ADL-P Support for DG2 Display hotplug when DGfx is in D3Hot.
  
  When in D3 hot a PCIE PME event should be used wake the Gfx device in the case
  of a display hotplug. However, Windows OS does not support PMEs for gfx devices.
  So BIOS has to provide temporary solution by adding Wake capability of PCIE Wake
  GPIO when DG2 Child device goes to D3Hot.
  For this temporary solution BIOS has hook the _PS0/_PS3 method of DG2 Child device
  to enable the wake capability of PCIE Wake GPIO/HPD GPIO Acting as Wake GPIO.
  
  Hsd-es-id: 16016366100
  Change-Id: I43627f6a5e4f9174d3d815d3da9a063c3cb47bb4
  Original commit hash: 0e9f441e57b433ae6ca0ef62d59c6540ec39c407
  
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsHpdAsD3WakeRtd3HotHook.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 21de7e992ac60ad5f7873137141623d9bc1c55d8 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-P] FSP_NON_VOLATILE_HOB2 is not being populated after FSPMemInit"
  
  This reverts commit 3e8ad3fb38ee5e7e8508aca0bbca5874a40f5a50.
  
  (cherry picked from commit 1a8a90b460aec4995b5d9f1f886a167ca794367c)
  
  Tue Apr 19 18:33:25 2022 +0800
  Original commit hash: d19e9e586f0c9447242ce841d4944a5c5a94a588
  
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ee9d14bd400c474cf6100722ee5985494cb0a753 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  HSIO LP4 RVP - Board Support #1
  
  Base change: add SKU/Board ID, use ADL-P config.
  
  Hsd-es-id: 15011041384
  Change-Id: I4ebdaa6fa53dc3c2176d09d725e7726aef7ebc62
  Original commit hash: 63492438e000aab73caa3bde2484823a1a30f03e
  
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc
  AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b3a741f308847fc70ed37f734be3114ffd0fbccf 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-N] Update minor ID to 01"
  
  This reverts commit 9116a9082d37197061718b4f3ab9c995ef51e1dc.
  
  Change-Id: I7d51a0067f18b2cdc81b586b673b2a80ca2ee62d
  Original commit hash: 971538fa3385f21b27652ac2fa54c6cedec575e7
  
  AlderLakeBoardPkg/BiosId.env

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
*********************************************************************************
Commit: 66a7dcb0dc32b0d1733412bf21d1974132760f79 
*********************************************************************************

[PCH], [ASL]

  ClientOneSiliconPkg: Advertise HSII workaround enable
  
  Adding _DSM function for xHCI that will be called bo OS driver to
  determine whether workaround should be applied or not.
  
  Hsd-es-id: 18021438857
  Change-Id: Ie59de2f1197f7ece61b4414260c7e8cecd63fe2f
  Original commit hash: 22e9422826ac58c95d9507057a0bef20486ffeb3
  
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 25d512b559407a9a3dbbda7c0c7e79acbd0afa4a 
*********************************************************************************

[SiliconPkg]

  [ise][15011038936][ADL-S ADL-P M | DDR5] WA to fix  x16 DRAM 2x refresh rate issue
  
  [Feature Description]
  WA to fix  x16 DRAM 2x refresh rate issue
  
  [Resolution]
  WA to fix  x16 DRAM 2x refresh rate issue
  The MC DESWIZZLE register low byte and high byte are programmed mapping to DRAM low byte for DDR5 x16 DRAM.
  
  [Impacted Area]
  DDR5 refresh rate
  
  [Register Impacted]
  MC
  
  Hsd-es-id: 15011038936
  Change-Id: I2ace333378e2675d56cb87cb7b50844e3dc38b4c
  Original commit hash: ae0f573b9c1e13d25bb3120e06df0749239b87f3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 

*********************************************************************************
Commit: f834e8215c199c0b5310e1c081b49360041c847d 
*********************************************************************************

[BoardPkg]

  [ADLN] 6W SKU IMON Slope - BIOS default value change
  
  Hsd-es-id: 16016232047
  Change-Id: I513ecd0bb9a26b2a7e33feb67200a857c2d0020f
  Original commit hash: 7f9e77c49daade15792ea81709d601d20c91cac7
  
  AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: d3d00058f8301d3fe6f64579ff2ea395b3def50c 
*********************************************************************************

[SiliconPkg]

  [ise][15010988887][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Adaptive VCC DLL flow
  
  [Feature Description]
  Adaptive VCC DLL flow instead of the static table.
  
  [Resolution]
  Adaptive VCC DLL flow
  
  Use the original VCCDLL target table
  1. VCCDLL target = Initial VCCDLL target - 25MV
  2. Run BeSelCal, InitDCC, DwSelCal2, Locl All DLL
  3. Check the MDLL Lock status
  4. If not locked, increase the VCCDLL target by 25MV and to back to step 2.
  5. If locked and the guardband is met, continue.
  
  [Impacted Area]
  VccDll
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010988887
  Change-Id: Ie705a2813ee5664bfbdda9ea431616a7af4473fe
  Original commit hash: a1e538a572dc0d9508cc696c78fe9743e4699061
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: bf83eda2f4d772da3a95856b96d42ef9f658c20d 
*********************************************************************************

[BoardPkg], [ASL]

  RaptorLake: [BIOS RCR] Request to add new HWID for ICCWDT device for RPL platform
  
  Hsd-es-id: 15010486392
  Change-Id: I6ebe38f8bff6207c4380abfe0b443b5bb5655390
  Original commit hash: d38072d0a22766902ff8d6d0949ce4ec1e4f6a68
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 273d3073a802a6e244d713a2d35903bb90db0800 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL/RPL] external release code should have no Me Sps related code
  
  ME SPS code put under the PcdSpsEnable PCD that is defined as TRUE only for the projects supporting SPS FW
  
  Hsd-es-id: 18021070399
  Change-Id: I033e8da11eebf012bef7c5e20a34ac1bf705c3e5
  Original commit hash: 1192847bd89f7b48fcd5c1c059d245447e126815
  
  AlderLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLib.inf
  AlderLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Include/Library/MeTypeLib.h
  ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
  ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
  ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/PeiDxeMeTypeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: dcadcc50ca9161213dc41fd2aa6412b172efbde3 
*********************************************************************************

[SiliconPkg]

  [ise][15010943165][RPL][LP5][Port from MTL]Read Leveling support for BG Mode
  
  [Issue/Feature Description]
  Due to hardware limitations read leveling cannot generate B2B traffic when in LP5 BG Mode
  ReadLeveling trainig requires B2B traffic and current CPGC setup will not work with MC BG Mode scheduler
  
  [Resolution]
  Map CPGC logical banks to different physical Bank Groups to ensure that bank transitions will iterate
  through Bank groups.
  Fix Read Leveling CPGC logical to physical bank mapping for BG mode to generate a unique pattern
  of reads to same/different bank groups. By doing this, this will create gaps between read bursts which will
  allow enough time for RecEn to toggle as expected.
  Read to Read same Rank TAT timing should be increased for BG mode in read leveling training
  to create gaps between read transactions to allow RecEn to toggle.
  
  [Impacted Platform]
  RPL bgmode
  
  Registers impacted: MC [ ] Phy [ ] Both [ ]
  
  Hsd-es-id: 15010943165
  Change-Id: I18f83ce1cb70e1ba977507f8bdd6cebc4192850a
  Original commit hash: c60f03dd1c78c3edc9c90b99b0274a8ab9900314
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 4aeabdb07d46c20e2e0510728a931f146a1612cf 
*********************************************************************************

[SiliconPkg]

  AV1 decode failures due to Incorrect DFTRING hub bypass
  
  Hsd-es-id: 16016183216
  Change-Id: Ib08ba941d09da76e94cdaf0e1a42067c1ce5e3b3
  Original commit hash: 4d5254d33cbfa36ecca597c61164389226d38e5f
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiGraphicsInitFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: c7670971cbfc3d49faefb8e927573fa98a6fc8b4 
*********************************************************************************

[BoardPkg]

  Revert "[ADLN] Update minor ID to 01"
  
  This reverts commit 9de9fb37cadcf8c477ce70af35d3e0c6c191e0ca.
  
  Tue Apr 12 11:16:42 2022 +0530
  Original commit hash: 468261cbd00a6de590bd6d293c884185e2a231ba
  
  AlderLakeBoardPkg/BiosId.env

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 17 suspect commits for review 

Warnings Found:
  Commit: 344593a    --Commit Message Contains Key Word: sku
  Commit: 62168c5    --Commit Message Contains Key Word: revert
  Commit: d66990a    --Commit Message Contains Key Word: revert
  Commit: 3bf1fd3    --Commit Message Contains Key Word: step
  Commit: 3bf1fd3    --Commit Message Contains Key Word: stepping
  Commit: 3bf1fd3    --Commit Message Contains Key Word: sku
  Commit: 95eef78    --Commit Message Contains Oem: HP
  Commit: 21de7e9    --Commit Message Contains Key Word: revert
  Commit: ee9d14b    --Commit Message Contains Key Word: sku
  Commit: b3a741f    --Commit Message Contains Key Word: revert
  Commit: 66a7dcb    --Commit Message Contains Key Word: Workaround
  Commit: 25d512b    --Commit Message Contains Key Word:  WA 
  Commit: f834e82    --Commit Message Contains Key Word: sku
  Commit: d3d0005    --Commit Message Contains Key Word: step
  Commit: bf83eda    --Commit Message Contains Key Word: HW
  Commit: 273d307    --Commit Message Contains Key Word: HW
  Commit: dcadcc5    --Commit Message Contains Key Word: hardware
  Commit: 4aeabdb    --Commit Message Contains Key Word: bypass
  Commit: c767097    --Commit Message Contains Key Word: revert
