Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3cafc0222328491db29ca61e1ef64d4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot imx219_tb_behav xil_defaultlib.imx219_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock(COUNTER_WIDTH=7,COUNTER_EN...
Compiling module xil_defaultlib.i2c_core(INPUT_CLK_RATE=50000000...
Compiling module xil_defaultlib.i2c_master(TARGET_SCL_RATE=40000...
Compiling module xil_defaultlib.imx219
Compiling module xil_defaultlib.imx219_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot imx219_tb_behav
