Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  9 11:12:23 2025
| Host         : sri_ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_syncIndex_timing_summary_routed.rpt -pb vga_syncIndex_timing_summary_routed.pb -rpx vga_syncIndex_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_syncIndex
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  113         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (885)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (113)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: pcount_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (885)
--------------------------------------------------
 There are 885 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.542        0.000                      0                    1        1.109        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin        6.542        0.000                      0                    1        1.109        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.676ns (19.582%)  route 2.776ns (80.418%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_reg/Q
                         net (fo=1, routed)           0.721     6.263    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 f  clk_BUFG_inst/O
                         net (fo=140, routed)         2.055     8.414    clk_BUFG
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.538 r  clk_i_1/O
                         net (fo=1, routed)           0.000     8.538    clk_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.212ns (17.662%)  route 0.988ns (82.338%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_reg/Q
                         net (fo=1, routed)           0.267     1.854    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.880 f  clk_BUFG_inst/O
                         net (fo=140, routed)         0.721     2.601    clk_BUFG
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.646 r  clk_i_1/O
                         net (fo=1, routed)           0.000     2.646    clk_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  1.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           899 Endpoints
Min Delay           899 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.044ns  (logic 6.345ns (21.119%)  route 23.699ns (78.881%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           1.039    28.840    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124    28.964 r  red[1]_i_3/O
                         net (fo=3, routed)           0.955    29.920    red[1]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124    30.044 r  green[1]_i_1/O
                         net (fo=1, routed)           0.000    30.044    green[1]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.044ns  (logic 6.345ns (21.119%)  route 23.699ns (78.881%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.621    28.422    red[0]_i_11_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.546 f  red[2]_i_6/O
                         net (fo=3, routed)           1.373    29.920    red[2]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.044 r  blue[2]_i_1/O
                         net (fo=1, routed)           0.000    30.044    blue[2]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.895ns  (logic 6.345ns (21.224%)  route 23.550ns (78.776%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.840    28.642    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124    28.766 r  red[3]_i_8/O
                         net (fo=3, routed)           1.005    29.771    red[3]_i_8_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.124    29.895 r  blue[3]_i_1/O
                         net (fo=1, routed)           0.000    29.895    blue[3]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.895ns  (logic 6.345ns (21.224%)  route 23.550ns (78.776%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.840    28.642    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124    28.766 r  red[3]_i_8/O
                         net (fo=3, routed)           1.005    29.771    red[3]_i_8_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.124    29.895 r  red[3]_i_2/O
                         net (fo=1, routed)           0.000    29.895    red[3]_i_2_n_0
    SLICE_X35Y50         FDRE                                         r  red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.894ns  (logic 6.345ns (21.225%)  route 23.549ns (78.775%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.840    28.642    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.124    28.766 r  red[3]_i_8/O
                         net (fo=3, routed)           1.004    29.770    red[3]_i_8_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I5_O)        0.124    29.894 r  green[3]_i_1/O
                         net (fo=1, routed)           0.000    29.894    green[3]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.857ns  (logic 6.345ns (21.252%)  route 23.512ns (78.748%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.621    28.422    red[0]_i_11_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.546 f  red[2]_i_6/O
                         net (fo=3, routed)           1.186    29.733    red[2]_i_6_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.857 r  red[2]_i_1/O
                         net (fo=1, routed)           0.000    29.857    red[2]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.819ns  (logic 6.345ns (21.278%)  route 23.474ns (78.722%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           1.039    28.840    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124    28.964 r  red[1]_i_3/O
                         net (fo=3, routed)           0.731    29.695    red[1]_i_3_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    29.819 r  red[1]_i_1/O
                         net (fo=1, routed)           0.000    29.819    red[1]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.815ns  (logic 6.345ns (21.281%)  route 23.470ns (78.719%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           1.039    28.840    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.124    28.964 r  red[1]_i_3/O
                         net (fo=3, routed)           0.727    29.691    red[1]_i_3_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    29.815 r  blue[1]_i_1/O
                         net (fo=1, routed)           0.000    29.815    blue[1]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.707ns  (logic 6.345ns (21.359%)  route 23.362ns (78.641%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.336    28.138    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124    28.262 r  red[0]_i_2/O
                         net (fo=3, routed)           1.321    29.583    red[0]_i_2_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.707 r  green[0]_i_1/O
                         net (fo=1, routed)           0.000    29.707    green[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.704ns  (logic 6.345ns (21.360%)  route 23.359ns (78.640%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  <hidden>
                         net (fo=184, routed)         9.759    10.215    <hidden>
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124    10.339 r  <hidden>
                         net (fo=1, routed)           0.000    10.339    <hidden>
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    10.556 r  <hidden>
                         net (fo=16, routed)          3.215    13.772    out2[35]
    SLICE_X30Y42         LUT5 (Prop_lut5_I1_O)        0.321    14.093 r  red[0]_i_599/O
                         net (fo=2, routed)           0.571    14.663    red[0]_i_599_n_0
    SLICE_X33Y42         LUT3 (Prop_lut3_I0_O)        0.354    15.017 r  red[0]_i_576/O
                         net (fo=2, routed)           0.812    15.829    red[0]_i_576_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I0_O)        0.326    16.155 r  red[0]_i_580/O
                         net (fo=1, routed)           0.000    16.155    red[0]_i_580_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.687 r  red_reg[0]_i_530/CO[3]
                         net (fo=1, routed)           0.000    16.687    red_reg[0]_i_530_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.909 r  red_reg[0]_i_588/O[0]
                         net (fo=2, routed)           1.163    18.072    red_reg[0]_i_588_n_7
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.299    18.371 r  red[0]_i_534/O
                         net (fo=2, routed)           0.990    19.360    red[0]_i_534_n_0
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.484 r  red[0]_i_538/O
                         net (fo=1, routed)           0.000    19.484    red[0]_i_538_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.064 r  red_reg[0]_i_470/O[2]
                         net (fo=2, routed)           0.805    20.869    red_reg[0]_i_470_n_5
    SLICE_X28Y47         LUT5 (Prop_lut5_I4_O)        0.302    21.171 r  red[0]_i_345/O
                         net (fo=2, routed)           0.865    22.036    red[0]_i_345_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.160 r  red[0]_i_349/O
                         net (fo=1, routed)           0.000    22.160    red[0]_i_349_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.561 r  red_reg[0]_i_221/CO[3]
                         net (fo=1, routed)           0.000    22.561    red_reg[0]_i_221_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.783 r  red_reg[0]_i_353/O[0]
                         net (fo=2, routed)           1.023    23.806    red_reg[0]_i_353_n_7
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.299    24.105 r  red[0]_i_223/O
                         net (fo=2, routed)           1.205    25.310    red[0]_i_223_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.434 r  red[0]_i_227/O
                         net (fo=1, routed)           0.000    25.434    red[0]_i_227_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.074 f  red_reg[0]_i_114/O[3]
                         net (fo=1, routed)           0.659    26.733    red_o2[15]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.306    27.039 f  red[0]_i_43/O
                         net (fo=1, routed)           0.638    27.677    red[0]_i_43_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.124    27.801 f  red[0]_i_11/O
                         net (fo=4, routed)           0.336    28.138    red[0]_i_11_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124    28.262 r  red[0]_i_2/O
                         net (fo=3, routed)           1.319    29.580    red[0]_i_2_n_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.124    29.704 r  blue[0]_i_1/O
                         net (fo=1, routed)           0.000    29.704    blue[0]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.333%)  route 0.156ns (45.668%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE                         0.000     0.000 r  vc_reg[0]/C
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[0]/Q
                         net (fo=11, routed)          0.156     0.297    vc_reg[0]
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  vc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    p_0_in__0[5]
    SLICE_X44Y37         FDRE                                         r  vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vblank_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.328%)  route 0.156ns (45.672%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  vc_reg[4]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[4]/Q
                         net (fo=11, routed)          0.156     0.297    vc_reg[4]
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  vblank_i_1/O
                         net (fo=1, routed)           0.000     0.342    vblank_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  vblank_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.857%)  route 0.173ns (48.143%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  vc_reg[4]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[4]/Q
                         net (fo=11, routed)          0.173     0.314    vc_reg[4]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  vc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    vc[4]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hblank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hblank_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE                         0.000     0.000 r  hblank_reg/C
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hblank_reg/Q
                         net (fo=2, routed)           0.185     0.326    hblank
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.371 r  hblank_i_1/O
                         net (fo=1, routed)           0.000     0.371    hblank_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  hblank_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.490%)  route 0.190ns (50.510%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE                         0.000     0.000 r  hc_reg[6]/C
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[6]/Q
                         net (fo=10, routed)          0.190     0.331    hc_reg[6]
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  hc[9]_i_2/O
                         net (fo=1, routed)           0.000     0.376    p_0_in[9]
    SLICE_X40Y35         FDRE                                         r  hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.234%)  route 0.192ns (50.766%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE                         0.000     0.000 r  vc_reg[0]/C
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[0]/Q
                         net (fo=11, routed)          0.192     0.333    vc_reg[0]
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.378 r  vc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vc[2]_i_1_n_0
    SLICE_X46Y36         FDRE                                         r  vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  hc_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[1]/Q
                         net (fo=8, routed)           0.197     0.338    hc_reg[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.042     0.380 r  hc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    p_0_in[2]
    SLICE_X40Y34         FDRE                                         r  hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.189ns (49.634%)  route 0.192ns (50.366%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE                         0.000     0.000 r  vc_reg[0]/C
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[0]/Q
                         net (fo=11, routed)          0.192     0.333    vc_reg[0]
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.048     0.381 r  vc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.381    vc[3]_i_1_n_0
    SLICE_X46Y36         FDRE                                         r  vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  hc_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hc_reg[1]/Q
                         net (fo=8, routed)           0.197     0.338    hc_reg[1]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  hc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in[1]
    SLICE_X40Y34         FDRE                                         r  hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  vc_reg[7]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc_reg[7]/Q
                         net (fo=7, routed)           0.197     0.338    vc_reg[7]
    SLICE_X44Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  vc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in__0[7]
    SLICE_X44Y35         FDRE                                         r  vc_reg[7]/D
  -------------------------------------------------------------------    -------------------





