
module half_adder(a,b,s,cr);
input a,b,clk;
output reg s,cr;
begin
 s<=a^b;
 cr<=a&b;
end
endmodule
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

module half_adder_tb();
reg a,b;
wire s,cr;
half_adder dut(a,b,s,cr);

initial begin
a=0;b=0;
#5 a=0;b=0;
#5 a=0;b=1;
#5 a=1;b=0;
#5 a=1;b=1;
#5 a=1;b=0;
end
endmodule
