<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Div_F_1miao.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Div_F_1miao.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Div_F_1miao.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Div_F_1miao.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Div_F_1miao.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Div_F_1miao.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Div_F_1miao.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Div_F_1miao.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="Div_F_1miao.ntrc_log"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Div_F_1miao.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Div_F_1miao.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Div_F_1miao.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Div_F_1miao.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Div_F_1miao.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Div_F_1miao.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Div_F_1miao.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Div_F_1miao.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Div_F_1miao.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Div_F_1miao.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Div_F_1miao.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Div_F_1miao.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Div_F_1miao.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Div_F_1miao_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Div_F_1miao_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Div_F_1miao_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Div_F_1miao_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Div_F_1miao_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Div_F_1miao_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Div_F_1miao_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Div_F_1miao_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Div_F_1miao_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Div_F_1miao_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Div_F_1miao_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Div_F_1miao_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Div_F_1miao_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Div_F_1miao_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Div_F_1miao_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="div_f_1miao.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="div_f_1miao.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="div_f_1miao.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_MSK" xil_pn:name="div_f_1miao.msk"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2737919467025432193" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7379965224825554354" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1278161601131190335" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467180" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3634901774338911064" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467192" xil_pn:in_ck="-4627710628307881970" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6243992083718278823" xil_pn:start_ts="1399467180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Div_F_1miao.lso"/>
      <outfile xil_pn:name="Div_F_1miao.ngc"/>
      <outfile xil_pn:name="Div_F_1miao.ngr"/>
      <outfile xil_pn:name="Div_F_1miao.ntrc_log"/>
      <outfile xil_pn:name="Div_F_1miao.prj"/>
      <outfile xil_pn:name="Div_F_1miao.stx"/>
      <outfile xil_pn:name="Div_F_1miao.syr"/>
      <outfile xil_pn:name="Div_F_1miao.xst"/>
      <outfile xil_pn:name="Div_F_1miao_vhdl.prj"/>
      <outfile xil_pn:name="Div_F_1miao_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1399467192" xil_pn:in_ck="-4627710628307883222" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4206352670984605482" xil_pn:start_ts="1399467192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399467201" xil_pn:in_ck="-6208818679308397426" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5017129319759649031" xil_pn:start_ts="1399467192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Div_F_1miao.bld"/>
      <outfile xil_pn:name="Div_F_1miao.ngd"/>
      <outfile xil_pn:name="Div_F_1miao_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399467212" xil_pn:in_ck="-734815296221054353" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1399467201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Div_F_1miao.pcf"/>
      <outfile xil_pn:name="Div_F_1miao_map.map"/>
      <outfile xil_pn:name="Div_F_1miao_map.mrp"/>
      <outfile xil_pn:name="Div_F_1miao_map.ncd"/>
      <outfile xil_pn:name="Div_F_1miao_map.ngm"/>
      <outfile xil_pn:name="Div_F_1miao_map.xrpt"/>
      <outfile xil_pn:name="Div_F_1miao_summary.xml"/>
      <outfile xil_pn:name="Div_F_1miao_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399467233" xil_pn:in_ck="3212427744281112168" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1399467212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Div_F_1miao.ncd"/>
      <outfile xil_pn:name="Div_F_1miao.pad"/>
      <outfile xil_pn:name="Div_F_1miao.par"/>
      <outfile xil_pn:name="Div_F_1miao.ptwx"/>
      <outfile xil_pn:name="Div_F_1miao.unroutes"/>
      <outfile xil_pn:name="Div_F_1miao.xpi"/>
      <outfile xil_pn:name="Div_F_1miao_pad.csv"/>
      <outfile xil_pn:name="Div_F_1miao_pad.txt"/>
      <outfile xil_pn:name="Div_F_1miao_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1399467290" xil_pn:in_ck="-4627710628307890847" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="60834123659729680" xil_pn:start_ts="1399467233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Div_F_1miao.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="div_f_1miao.bgn"/>
      <outfile xil_pn:name="div_f_1miao.bit"/>
      <outfile xil_pn:name="div_f_1miao.drc"/>
      <outfile xil_pn:name="div_f_1miao.msk"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1399467233" xil_pn:in_ck="-3880242989077826965" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969897" xil_pn:start_ts="1399467224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Div_F_1miao.twr"/>
      <outfile xil_pn:name="Div_F_1miao.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
