module top_module (
    input clk,
    input d,
    output q
);

    reg pos_q, neg_q;  // Registers to capture d on posedge and negedge respectively

    // Positive-edge triggered flip-flop
    always @(posedge clk) begin
        pos_q <= d;
    end

    // Negative-edge triggered flip-flop
    always @(negedge clk) begin
        neg_q <= d;
    end

    // Multiplexer selects the appropriate register based on the level of clk.
    // When clk is high, output the value captured on the falling edge.
    // When clk is low, output the value captured on the rising edge.
    assign q = (clk) ? neg_q : pos_q;

endmodule