

================================================================
== Vitis HLS Report for 'depolarize_hls_Pipeline_store_bwsup'
================================================================
* Date:           Thu Apr 25 16:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1003|     1003|  10.030 us|  10.030 us|  1003|  1003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_bwsup  |     1001|     1001|         3|          1|          1|  1000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      82|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|      68|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      68|     136|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln554_fu_104_p2        |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln554_fu_98_p2        |      icmp|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  82|          65|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   31|         62|
    |bwsup_stream_out_blk_n   |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |j_fu_56                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bwsup_stream_out_read_reg_137     |  32|   0|   32|          0|
    |j_fu_56                           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_store_bwsup|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_store_bwsup|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_store_bwsup|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_store_bwsup|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_store_bwsup|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  depolarize_hls_Pipeline_store_bwsup|  return value|
|bwsup_stream_out_dout     |   in|   32|     ap_fifo|                     bwsup_stream_out|       pointer|
|bwsup_stream_out_empty_n  |   in|    1|     ap_fifo|                     bwsup_stream_out|       pointer|
|bwsup_stream_out_read     |  out|    1|     ap_fifo|                     bwsup_stream_out|       pointer|
|m_axi_gmem_AWVALID        |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY        |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR         |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID           |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN          |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE         |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST        |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK         |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE        |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT         |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS          |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION       |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER         |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID         |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY         |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA          |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB          |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST          |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID            |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER          |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID        |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY        |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR         |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID           |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN          |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE         |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST        |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK         |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE        |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT         |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS          |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION       |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER         |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID         |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY         |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA          |   in|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST          |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID            |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM       |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER          |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP          |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID         |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY         |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP          |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID            |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER          |   in|    1|       m_axi|                                 gmem|       pointer|
|empty                     |   in|   31|     ap_none|                                empty|        scalar|
|sext_ln554                |   in|   62|     ap_none|                           sext_ln554|        scalar|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln554_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln554"   --->   Operation 7 'read' 'sext_ln554_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln554_cast = sext i62 %sext_ln554_read"   --->   Operation 9 'sext' 'sext_ln554_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bwsup_stream_out, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 1000, void @empty_3, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln554 = store i31 0, i31 %j" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 12 'store' 'store_ln554' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i6"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.66ns)   --->   "%icmp_ln554 = icmp_eq  i31 %j_1, i31 %tmp" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 16 'icmp' 'icmp_ln554' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.66ns)   --->   "%add_ln554 = add i31 %j_1, i31 1" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 17 'add' 'add_ln554' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554, void %for.body.i6.split, void %_Z11store_bwsupRN3hls6streamIfLi0EEEPfi.exit.loopexit.exitStub" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 18 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln554 = store i31 %add_ln554, i31 %j" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 19 'store' 'store_ln554' <Predicate = (!icmp_ln554)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 20 [1/1] (3.65ns)   --->   "%bwsup_stream_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bwsup_stream_out" [../src_hls/Prj.cpp:557->../src_hls/Prj.cpp:581]   --->   Operation 20 'read' 'bwsup_stream_out_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln554)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln554_cast" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln556 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [../src_hls/Prj.cpp:556->../src_hls/Prj.cpp:581]   --->   Operation 22 'specpipeline' 'specpipeline_ln556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln555 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:555->../src_hls/Prj.cpp:581]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln554 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 24 'specloopname' 'specloopname_ln554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (7.30ns)   --->   "%write_ln557 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %bwsup_stream_out_read, i4 15" [../src_hls/Prj.cpp:557->../src_hls/Prj.cpp:581]   --->   Operation 25 'write' 'write_ln557' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln554 = br void %for.body.i6" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 26 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln554]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bwsup_stream_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0100]
sext_ln554_read         (read             ) [ 0000]
tmp                     (read             ) [ 0000]
sext_ln554_cast         (sext             ) [ 0111]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln554             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
j_1                     (load             ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
icmp_ln554              (icmp             ) [ 0110]
add_ln554               (add              ) [ 0000]
br_ln554                (br               ) [ 0000]
store_ln554             (store            ) [ 0000]
bwsup_stream_out_read   (read             ) [ 0101]
gmem_addr               (getelementptr    ) [ 0000]
specpipeline_ln556      (specpipeline     ) [ 0000]
speclooptripcount_ln555 (speclooptripcount) [ 0000]
specloopname_ln554      (specloopname     ) [ 0000]
write_ln557             (write            ) [ 0000]
br_ln554                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln554">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln554"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bwsup_stream_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bwsup_stream_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln554_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="62" slack="0"/>
<pin id="62" dir="0" index="1" bw="62" slack="0"/>
<pin id="63" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln554_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="0" index="1" bw="31" slack="0"/>
<pin id="69" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="bwsup_stream_out_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bwsup_stream_out_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln557_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln557/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln554_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln554_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln554_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln554/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="j_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="31" slack="0"/>
<pin id="97" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln554_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="31" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln554/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln554_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln554/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln554_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="0" index="1" bw="31" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln554/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="gmem_addr_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="2"/>
<pin id="118" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="128" class="1005" name="sext_ln554_cast_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="2"/>
<pin id="130" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln554_cast "/>
</bind>
</comp>

<comp id="133" class="1005" name="icmp_ln554_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln554 "/>
</bind>
</comp>

<comp id="137" class="1005" name="bwsup_stream_out_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bwsup_stream_out_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="60" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="66" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="115" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="124"><net_src comp="56" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="131"><net_src comp="86" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="136"><net_src comp="98" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: depolarize_hls_Pipeline_store_bwsup : gmem | {}
	Port: depolarize_hls_Pipeline_store_bwsup : empty | {1 }
	Port: depolarize_hls_Pipeline_store_bwsup : sext_ln554 | {1 }
	Port: depolarize_hls_Pipeline_store_bwsup : bwsup_stream_out | {2 }
  - Chain level:
	State 1
		store_ln554 : 1
		j_1 : 1
		icmp_ln554 : 2
		add_ln554 : 2
		br_ln554 : 3
		store_ln554 : 3
	State 2
	State 3
		write_ln557 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln554_fu_98         |    0    |    38   |
|----------|----------------------------------|---------|---------|
|    add   |         add_ln554_fu_104         |    0    |    38   |
|----------|----------------------------------|---------|---------|
|          |    sext_ln554_read_read_fu_60    |    0    |    0    |
|   read   |          tmp_read_fu_66          |    0    |    0    |
|          | bwsup_stream_out_read_read_fu_72 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln557_write_fu_78     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |       sext_ln554_cast_fu_86      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    76   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|bwsup_stream_out_read_reg_137|   32   |
|      icmp_ln554_reg_133     |    1   |
|          j_reg_121          |   31   |
|   sext_ln554_cast_reg_128   |   64   |
+-----------------------------+--------+
|            Total            |   128  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   76   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   128  |    -   |
+-----------+--------+--------+
|   Total   |   128  |   76   |
+-----------+--------+--------+
