### ğŸ‘‹ Hi there, this is Qiong Li.

- ğŸŒ± I'm a graduate student at ICAIS Lab @ Nanjing University, majoring in Integrated Circuit Engineering.
- ğŸ‘€ I'm researching on **posit-based hardware as well as its application in deep learning**.
- ğŸ¤” I'm currently working on the **integration of Posit format with RISC-V**.
- ğŸ”­ My main coding language is **Verilog/SystemVerilog**, but I'm also familiar with C, Python, MATLAB, etc.
- ğŸ’¬ Ask me about ...

[![My Github Data](https://github-readme-stats.vercel.app/api?username=qleenju)](https://github.com/qleenju)

<!--
**qleenju/qleenju** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
