

================================================================
== Vitis HLS Report for 'fir_n11_maxi_Pipeline_XFER_LOOP'
================================================================
* Date:           Tue Oct  3 02:53:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_FIR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 16 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 8 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%n32XferCnt = alloca i32 1"   --->   Operation 21 'alloca' 'n32XferCnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln18_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln18_1"   --->   Operation 23 'read' 'sext_ln18_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp"   --->   Operation 24 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln18_1_cast = sext i62 %sext_ln18_1_read"   --->   Operation 25 'sext' 'sext_ln18_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18_1_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %n32XferCnt"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 29 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 30 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 32 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 33 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%pn32HPOutput19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPOutput"   --->   Operation 34 'read' 'pn32HPOutput19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%an32Coef_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_10"   --->   Operation 35 'read' 'an32Coef_load_10_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%an32Coef_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_9"   --->   Operation 36 'read' 'an32Coef_load_9_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%an32Coef_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_8"   --->   Operation 37 'read' 'an32Coef_load_8_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%an32Coef_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_7"   --->   Operation 38 'read' 'an32Coef_load_7_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%an32Coef_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_6"   --->   Operation 39 'read' 'an32Coef_load_6_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%an32Coef_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_5"   --->   Operation 40 'read' 'an32Coef_load_5_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%an32Coef_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_4"   --->   Operation 41 'read' 'an32Coef_load_4_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%an32Coef_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_3"   --->   Operation 42 'read' 'an32Coef_load_3_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%an32Coef_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_2"   --->   Operation 43 'read' 'an32Coef_load_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%an32Coef_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_1"   --->   Operation 44 'read' 'an32Coef_load_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%an32Coef_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load"   --->   Operation 45 'read' 'an32Coef_load_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%pn32HPInput7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPInput"   --->   Operation 46 'read' 'pn32HPInput7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln16_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %lshr_ln16_cast"   --->   Operation 47 'read' 'lshr_ln16_cast_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30_1"   --->   Operation 48 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i62 %sext_ln30_1_read"   --->   Operation 49 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 600, void @empty_1, void @empty, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast" [hls_FIR/FIR.cpp:18]   --->   Operation 51 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln30_1_cast" [hls_FIR/FIR.cpp:30]   --->   Operation 52 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (7.30ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %p_cast" [hls_FIR/FIR.cpp:30]   --->   Operation 53 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SHIFT_ACC_LOOP"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.11>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%n32XferCnt_1 = load i31 %n32XferCnt" [hls_FIR/FIR.cpp:16]   --->   Operation 55 'load' 'n32XferCnt_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp_eq  i31 %n32XferCnt_1, i31 %lshr_ln16_cast_read" [hls_FIR/FIR.cpp:16]   --->   Operation 58 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (2.52ns)   --->   "%add_ln16 = add i31 %n32XferCnt_1, i31 1" [hls_FIR/FIR.cpp:16]   --->   Operation 59 'add' 'add_ln16' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %SHIFT_ACC_LOOP.split, void %for.end17.loopexit.exitStub" [hls_FIR/FIR.cpp:16]   --->   Operation 60 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln16 = store i31 %add_ln16, i31 %n32XferCnt" [hls_FIR/FIR.cpp:16]   --->   Operation 61 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 62 [1/1] (7.30ns)   --->   "%n32Temp = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [hls_FIR/FIR.cpp:18]   --->   Operation 62 'read' 'n32Temp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32 %an32ShiftReg_2" [hls_FIR/FIR.cpp:25]   --->   Operation 63 'load' 'an32ShiftReg_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32 %an32ShiftReg_1" [hls_FIR/FIR.cpp:25]   --->   Operation 64 'load' 'an32ShiftReg_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2" [hls_FIR/FIR.cpp:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %an32Coef_load_8_read, i32 %an32ShiftReg_1_load" [hls_FIR/FIR.cpp:28]   --->   Operation 66 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32 %an32ShiftReg_0" [hls_FIR/FIR.cpp:25]   --->   Operation 67 'load' 'an32ShiftReg_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1" [hls_FIR/FIR.cpp:25]   --->   Operation 68 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %an32Coef_load_9_read, i32 %an32ShiftReg_0_load" [hls_FIR/FIR.cpp:28]   --->   Operation 69 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %n32Temp, i32 %an32ShiftReg_0" [hls_FIR/FIR.cpp:22]   --->   Operation 70 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %an32Coef_load_10_read, i32 %n32Temp" [hls_FIR/FIR.cpp:28]   --->   Operation 71 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32 %an32ShiftReg_9" [hls_FIR/FIR.cpp:25]   --->   Operation 72 'load' 'an32ShiftReg_9_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %an32Coef_load_read, i32 %an32ShiftReg_9_load" [hls_FIR/FIR.cpp:28]   --->   Operation 73 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32 %an32ShiftReg_8" [hls_FIR/FIR.cpp:25]   --->   Operation 74 'load' 'an32ShiftReg_8_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9" [hls_FIR/FIR.cpp:25]   --->   Operation 75 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %an32Coef_load_1_read, i32 %an32ShiftReg_8_load" [hls_FIR/FIR.cpp:28]   --->   Operation 76 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32 %an32ShiftReg_7" [hls_FIR/FIR.cpp:25]   --->   Operation 77 'load' 'an32ShiftReg_7_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8" [hls_FIR/FIR.cpp:25]   --->   Operation 78 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %an32Coef_load_2_read, i32 %an32ShiftReg_7_load" [hls_FIR/FIR.cpp:28]   --->   Operation 79 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32 %an32ShiftReg_6" [hls_FIR/FIR.cpp:25]   --->   Operation 80 'load' 'an32ShiftReg_6_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7" [hls_FIR/FIR.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %an32Coef_load_3_read, i32 %an32ShiftReg_6_load" [hls_FIR/FIR.cpp:28]   --->   Operation 82 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32 %an32ShiftReg_5" [hls_FIR/FIR.cpp:25]   --->   Operation 83 'load' 'an32ShiftReg_5_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6" [hls_FIR/FIR.cpp:25]   --->   Operation 84 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %an32Coef_load_4_read, i32 %an32ShiftReg_5_load" [hls_FIR/FIR.cpp:28]   --->   Operation 85 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32 %an32ShiftReg_4" [hls_FIR/FIR.cpp:25]   --->   Operation 86 'load' 'an32ShiftReg_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5" [hls_FIR/FIR.cpp:25]   --->   Operation 87 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %an32Coef_load_5_read, i32 %an32ShiftReg_4_load" [hls_FIR/FIR.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32 %an32ShiftReg_3" [hls_FIR/FIR.cpp:25]   --->   Operation 89 'load' 'an32ShiftReg_3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4" [hls_FIR/FIR.cpp:25]   --->   Operation 90 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %an32Coef_load_6_read, i32 %an32ShiftReg_3_load" [hls_FIR/FIR.cpp:28]   --->   Operation 91 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3" [hls_FIR/FIR.cpp:25]   --->   Operation 92 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %an32Coef_load_7_read, i32 %an32ShiftReg_2_load" [hls_FIR/FIR.cpp:28]   --->   Operation 93 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %an32Coef_load_8_read, i32 %an32ShiftReg_1_load" [hls_FIR/FIR.cpp:28]   --->   Operation 94 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %an32Coef_load_9_read, i32 %an32ShiftReg_0_load" [hls_FIR/FIR.cpp:28]   --->   Operation 95 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %an32Coef_load_10_read, i32 %n32Temp" [hls_FIR/FIR.cpp:28]   --->   Operation 96 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 97 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %an32Coef_load_read, i32 %an32ShiftReg_9_load" [hls_FIR/FIR.cpp:28]   --->   Operation 97 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %an32Coef_load_1_read, i32 %an32ShiftReg_8_load" [hls_FIR/FIR.cpp:28]   --->   Operation 98 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %an32Coef_load_2_read, i32 %an32ShiftReg_7_load" [hls_FIR/FIR.cpp:28]   --->   Operation 99 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %an32Coef_load_3_read, i32 %an32ShiftReg_6_load" [hls_FIR/FIR.cpp:28]   --->   Operation 100 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %an32Coef_load_4_read, i32 %an32ShiftReg_5_load" [hls_FIR/FIR.cpp:28]   --->   Operation 101 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %an32Coef_load_5_read, i32 %an32ShiftReg_4_load" [hls_FIR/FIR.cpp:28]   --->   Operation 102 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %an32Coef_load_6_read, i32 %an32ShiftReg_3_load" [hls_FIR/FIR.cpp:28]   --->   Operation 103 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %an32Coef_load_7_read, i32 %an32ShiftReg_2_load" [hls_FIR/FIR.cpp:28]   --->   Operation 104 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i32 %mul_ln28_9, i32 %mul_ln28_10" [hls_FIR/FIR.cpp:28]   --->   Operation 105 'add' 'add_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 106 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i32 %add_ln28_6, i32 %mul_ln28_8" [hls_FIR/FIR.cpp:28]   --->   Operation 106 'add' 'add_ln28_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %mul_ln28_1, i32 %mul_ln28" [hls_FIR/FIR.cpp:28]   --->   Operation 107 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_1 = add i32 %mul_ln28_3, i32 %mul_ln28_4" [hls_FIR/FIR.cpp:28]   --->   Operation 108 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_2 = add i32 %add_ln28_1, i32 %mul_ln28_2" [hls_FIR/FIR.cpp:28]   --->   Operation 109 'add' 'add_ln28_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %mul_ln28_6, i32 %mul_ln28_7" [hls_FIR/FIR.cpp:28]   --->   Operation 110 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i32 %add_ln28_4, i32 %mul_ln28_5" [hls_FIR/FIR.cpp:28]   --->   Operation 111 'add' 'add_ln28_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 112 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_8 = add i32 %add_ln28_7, i32 %add_ln28_5" [hls_FIR/FIR.cpp:28]   --->   Operation 112 'add' 'add_ln28_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_3 = add i32 %add_ln28_2, i32 %add_ln28" [hls_FIR/FIR.cpp:28]   --->   Operation 113 'add' 'add_ln28_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 114 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i32 %add_ln28_8, i32 %add_ln28_3" [hls_FIR/FIR.cpp:28]   --->   Operation 114 'add' 'add_ln28_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hls_FIR/FIR.cpp:12]   --->   Operation 115 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %add_ln28_9, i4 15" [hls_FIR/FIR.cpp:30]   --->   Operation 116 'write' 'write_ln30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln16 = br void %SHIFT_ACC_LOOP" [hls_FIR/FIR.cpp:16]   --->   Operation 117 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 7.30>
ST_16 : Operation 118 [5/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 118 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 9> <Delay = 7.30>
ST_17 : Operation 119 [4/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 119 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 10> <Delay = 7.30>
ST_18 : Operation 120 [3/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 120 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 11> <Delay = 7.30>
ST_19 : Operation 121 [2/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 121 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 12> <Delay = 7.30>
ST_20 : Operation 122 [1/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [hls_FIR/FIR.cpp:30]   --->   Operation 122 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('tmp') on port 'empty' [42]  (0 ns)
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [52]  (7.3 ns)

 <State 8>: 4.11ns
The critical path consists of the following:
	'load' operation ('n32XferCnt', hls_FIR/FIR.cpp:16) on local variable 'n32XferCnt' [58]  (0 ns)
	'add' operation ('add_ln16', hls_FIR/FIR.cpp:16) [62]  (2.52 ns)
	'store' operation ('store_ln16', hls_FIR/FIR.cpp:16) of variable 'add_ln16', hls_FIR/FIR.cpp:16 on local variable 'n32XferCnt' [109]  (1.59 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('n32Temp', hls_FIR/FIR.cpp:18) on port 'gmem' (hls_FIR/FIR.cpp:18) [66]  (7.3 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_1_load', hls_FIR/FIR.cpp:25) on static variable 'an32ShiftReg_1' [90]  (0 ns)
	'mul' operation ('mul_ln28_8', hls_FIR/FIR.cpp:28) [92]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'load' operation ('an32ShiftReg_9_load', hls_FIR/FIR.cpp:25) on static variable 'an32ShiftReg_9' [67]  (0 ns)
	'mul' operation ('mul_ln28', hls_FIR/FIR.cpp:28) [68]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', hls_FIR/FIR.cpp:28) [68]  (6.91 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln28_4', hls_FIR/FIR.cpp:28) [102]  (2.55 ns)
	'add' operation ('add_ln28_5', hls_FIR/FIR.cpp:28) [103]  (0 ns)
	'add' operation ('add_ln28_8', hls_FIR/FIR.cpp:28) [106]  (4.37 ns)

 <State 14>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln28_3', hls_FIR/FIR.cpp:28) [101]  (0 ns)
	'add' operation ('add_ln28_9', hls_FIR/FIR.cpp:28) [107]  (4.37 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln30', hls_FIR/FIR.cpp:30) on port 'gmem' (hls_FIR/FIR.cpp:30) [108]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', hls_FIR/FIR.cpp:30) on port 'gmem' (hls_FIR/FIR.cpp:30) [112]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', hls_FIR/FIR.cpp:30) on port 'gmem' (hls_FIR/FIR.cpp:30) [112]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', hls_FIR/FIR.cpp:30) on port 'gmem' (hls_FIR/FIR.cpp:30) [112]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', hls_FIR/FIR.cpp:30) on port 'gmem' (hls_FIR/FIR.cpp:30) [112]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('p_wr_resp', hls_FIR/FIR.cpp:30) on port 'gmem' (hls_FIR/FIR.cpp:30) [112]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
