{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702212457505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702212457512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:47:37 2023 " "Processing started: Sun Dec 10 15:47:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702212457512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212457512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AhmetYigitProject03 -c AhmetYigitProject03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AhmetYigitProject03 -c AhmetYigitProject03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212457513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702212458157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702212458157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_32Bit " "Found entity 1: Add_32Bit" {  } { { "src/Add_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Add_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_32Bit_tb " "Found entity 1: Add_32Bit_tb" {  } { { "src/Add_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Add_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/Alu.v" "" { Text "C:/AhmetYigitProject03/src/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "src/Alu_tb.v" "" { Text "C:/AhmetYigitProject03/src/Alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32Bit " "Found entity 1: And_32Bit" {  } { { "src/And_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/And_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/and_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32Bit_tb " "Found entity 1: And_32Bit_tb" {  } { { "src/And_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/And_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_4bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_4bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_4Bit_CLA " "Found entity 1: FullAdder_4Bit_CLA" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_4bit_cla_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_4bit_cla_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_4Bit_CLA_tb " "Found entity 1: FullAdder_4Bit_CLA_tb" {  } { { "src/FullAdder_4Bit_CLA_tb.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_16bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_16bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_16Bit_CLA " "Found entity 1: FullAdder_16Bit_CLA" {  } { { "src/FullAdder_16Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_32Bit " "Found entity 1: FullAdder_32Bit" {  } { { "src/FullAdder_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_32Bit_tb " "Found entity 1: FullAdder_32Bit_tb" {  } { { "src/FullAdder_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lessthan_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lessthan_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan_32Bit " "Found entity 1: LessThan_32Bit" {  } { { "src/LessThan_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lessthan_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lessthan_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan_32Bit_tb " "Found entity 1: LessThan_32Bit_tb" {  } { { "src/LessThan_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_32Bit " "Found entity 1: Mod_32Bit" {  } { { "src/Mod_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Mod_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_32Bit_tb " "Found entity 1: Mod_32Bit_tb" {  } { { "src/Mod_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Mod_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Mod_cu.v(9) " "Verilog HDL Declaration information at Mod_cu.v(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/Mod_cu.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702212469387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_cu " "Found entity 1: Mod_cu" {  } { { "src/Mod_cu.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_cu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_cu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_cu_tb " "Found entity 1: Mod_cu_tb" {  } { { "src/Mod_cu_tb.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_dp " "Found entity 1: Mod_dp" {  } { { "src/Mod_dp.v" "" { Text "C:/AhmetYigitProject03/src/Mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Found entity 1: Mux8x1" {  } { { "src/Mux8x1.v" "" { Text "C:/AhmetYigitProject03/src/Mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor_32Bit " "Found entity 1: Nor_32Bit" {  } { { "src/Nor_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Nor_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/or_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32Bit_tb " "Found entity 1: Or_32Bit_tb" {  } { { "src/Or_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Or_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32Bit " "Found entity 1: Or_32Bit" {  } { { "src/Or_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Or_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nor_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nor_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nor_32Bit_tb " "Found entity 1: Nor_32Bit_tb" {  } { { "src/Nor_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Nor_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/substract_32bit.v 2 2 " "Found 2 design units, including 2 entities, in source file src/substract_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Substract_32Bit " "Found entity 1: Substract_32Bit" {  } { { "src/Substract_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469433 ""} { "Info" "ISGN_ENTITY_NAME" "2 Inverter " "Found entity 2: Inverter" {  } { { "src/Substract_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/substract_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/substract_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Substract_32Bit_tb " "Found entity 1: Substract_32Bit_tb" {  } { { "src/Substract_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Substract_32Bit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_32Bit " "Found entity 1: Xor_32Bit" {  } { { "src/Xor_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/Xor_32Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xor_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/xor_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_32Bit_tb " "Found entity 1: Xor_32Bit_tb" {  } { { "src/Xor_32Bit_tb.v" "" { Text "C:/AhmetYigitProject03/src/Xor_32Bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702212469448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212469448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_outt Alu.v(23) " "Verilog HDL Implicit Net warning at Alu.v(23): created implicit net for \"c_outt\"" {  } { { "src/Alu.v" "" { Text "C:/AhmetYigitProject03/src/Alu.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout FullAdder_4Bit_CLA.v(71) " "Verilog HDL Implicit Net warning at FullAdder_4Bit_CLA.v(71): created implicit net for \"Cout\"" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu " "Elaborating entity \"Alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702212469483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32Bit And_32Bit:and1 " "Elaborating entity \"And_32Bit\" for hierarchy \"And_32Bit:and1\"" {  } { { "src/Alu.v" "and1" { Text "C:/AhmetYigitProject03/src/Alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32Bit Or_32Bit:or1 " "Elaborating entity \"Or_32Bit\" for hierarchy \"Or_32Bit:or1\"" {  } { { "src/Alu.v" "or1" { Text "C:/AhmetYigitProject03/src/Alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor_32Bit Xor_32Bit:xor1 " "Elaborating entity \"Xor_32Bit\" for hierarchy \"Xor_32Bit:xor1\"" {  } { { "src/Alu.v" "xor1" { Text "C:/AhmetYigitProject03/src/Alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor_32Bit Nor_32Bit:nor1 " "Elaborating entity \"Nor_32Bit\" for hierarchy \"Nor_32Bit:nor1\"" {  } { { "src/Alu.v" "nor1" { Text "C:/AhmetYigitProject03/src/Alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan_32Bit LessThan_32Bit:lt1 " "Elaborating entity \"LessThan_32Bit\" for hierarchy \"LessThan_32Bit:lt1\"" {  } { { "src/Alu.v" "lt1" { Text "C:/AhmetYigitProject03/src/Alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469501 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 LessThan_32Bit.v(12) " "Verilog HDL warning at LessThan_32Bit.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "src/LessThan_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702212469502 "|Alu|LessThan_32Bit:lt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substract_32Bit LessThan_32Bit:lt1\|Substract_32Bit:sub " "Elaborating entity \"Substract_32Bit\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\"" {  } { { "src/LessThan_32Bit.v" "sub" { Text "C:/AhmetYigitProject03/src/LessThan_32Bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter LessThan_32Bit:lt1\|Substract_32Bit:sub\|Inverter:inv " "Elaborating entity \"Inverter\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|Inverter:inv\"" {  } { { "src/Substract_32Bit.v" "inv" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_32Bit LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa " "Elaborating entity \"FullAdder_32Bit\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\"" {  } { { "src/Substract_32Bit.v" "fa" { Text "C:/AhmetYigitProject03/src/Substract_32Bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469512 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 FullAdder_32Bit.v(8) " "Verilog HDL warning at FullAdder_32Bit.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "src/FullAdder_32Bit.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702212469513 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_16Bit_CLA LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0 " "Elaborating entity \"FullAdder_16Bit_CLA\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\"" {  } { { "src/FullAdder_32Bit.v" "u0" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469514 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[6..4\] FullAdder_16Bit_CLA.v(6) " "Output port \"C\[6..4\]\" at FullAdder_16Bit_CLA.v(6) has no driver" {  } { { "src/FullAdder_16Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702212469515 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_4Bit_CLA LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\|FullAdder_4Bit_CLA:u0 " "Elaborating entity \"FullAdder_4Bit_CLA\" for hierarchy \"LessThan_32Bit:lt1\|Substract_32Bit:sub\|FullAdder_32Bit:fa\|FullAdder_16Bit_CLA:u0\|FullAdder_4Bit_CLA:u0\"" {  } { { "src/FullAdder_16Bit_CLA.v" "u0" { Text "C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469517 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 FullAdder_4Bit_CLA.v(24) " "Verilog HDL warning at FullAdder_4Bit_CLA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "src/FullAdder_4Bit_CLA.v" "" { Text "C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702212469518 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0|FullAdder_4Bit_CLA:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_32Bit Mod_32Bit:mod1 " "Elaborating entity \"Mod_32Bit\" for hierarchy \"Mod_32Bit:mod1\"" {  } { { "src/Alu.v" "mod1" { Text "C:/AhmetYigitProject03/src/Alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_cu Mod_32Bit:mod1\|Mod_cu:control_unit " "Elaborating entity \"Mod_cu\" for hierarchy \"Mod_32Bit:mod1\|Mod_cu:control_unit\"" {  } { { "src/Mod_32Bit.v" "control_unit" { Text "C:/AhmetYigitProject03/src/Mod_32Bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state Mod_cu.v(16) " "Verilog HDL or VHDL warning at Mod_cu.v(16): object \"state\" assigned a value but never read" {  } { { "src/Mod_cu.v" "" { Text "C:/AhmetYigitProject03/src/Mod_cu.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702212469569 "|Alu|Mod_32Bit:mod1|Mod_cu:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_dp Mod_32Bit:mod1\|Mod_dp:datapath " "Elaborating entity \"Mod_dp\" for hierarchy \"Mod_32Bit:mod1\|Mod_dp:datapath\"" {  } { { "src/Mod_32Bit.v" "datapath" { Text "C:/AhmetYigitProject03/src/Mod_32Bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result Mod_dp.v(15) " "Verilog HDL or VHDL warning at Mod_dp.v(15): object \"result\" assigned a value but never read" {  } { { "src/Mod_dp.v" "" { Text "C:/AhmetYigitProject03/src/Mod_dp.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702212469572 "|Alu|Mod_32Bit:mod1|Mod_dp:datapath"}
{ "Warning" "WSGN_EMPTY_SHELL" "Mod_dp " "Entity \"Mod_dp\" contains only dangling pins" {  } { { "src/Mod_32Bit.v" "datapath" { Text "C:/AhmetYigitProject03/src/Mod_32Bit.v" 30 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1702212469573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1 Mux8x1:mux8x1 " "Elaborating entity \"Mux8x1\" for hierarchy \"Mux8x1:mux8x1\"" {  } { { "src/Alu.v" "mux8x1" { Text "C:/AhmetYigitProject03/src/Alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212469582 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 u1 3 7 " "Port \"ordered port 4\" on the entity instantiation of \"u1\" is connected to a signal of width 3. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/FullAdder_32Bit.v" "u1" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702212469635 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 u0 4 7 " "Port \"ordered port 4\" on the entity instantiation of \"u0\" is connected to a signal of width 4. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/FullAdder_32Bit.v" "u0" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 5 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702212469635 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 u1 3 7 " "Port \"ordered port 4\" on the entity instantiation of \"u1\" is connected to a signal of width 3. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/FullAdder_32Bit.v" "u1" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 6 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702212469638 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 4 u0 4 7 " "Port \"ordered port 4\" on the entity instantiation of \"u0\" is connected to a signal of width 4. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/FullAdder_32Bit.v" "u0" { Text "C:/AhmetYigitProject03/src/FullAdder_32Bit.v" 5 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1702212469639 "|Alu|LessThan_32Bit:lt1|Substract_32Bit:sub|FullAdder_32Bit:fa|FullAdder_16Bit_CLA:u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[31\] " "Net \"lt_result\[31\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[31\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[30\] " "Net \"lt_result\[30\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[30\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[29\] " "Net \"lt_result\[29\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[29\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[28\] " "Net \"lt_result\[28\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[28\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[27\] " "Net \"lt_result\[27\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[27\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[26\] " "Net \"lt_result\[26\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[26\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[25\] " "Net \"lt_result\[25\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[25\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[24\] " "Net \"lt_result\[24\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[24\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[23\] " "Net \"lt_result\[23\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[23\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[22\] " "Net \"lt_result\[22\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[22\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[21\] " "Net \"lt_result\[21\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[21\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[20\] " "Net \"lt_result\[20\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[20\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[19\] " "Net \"lt_result\[19\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[19\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[18\] " "Net \"lt_result\[18\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[18\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[17\] " "Net \"lt_result\[17\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[17\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[16\] " "Net \"lt_result\[16\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[16\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[15\] " "Net \"lt_result\[15\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[15\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[14\] " "Net \"lt_result\[14\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[14\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[13\] " "Net \"lt_result\[13\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[13\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[12\] " "Net \"lt_result\[12\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[12\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[11\] " "Net \"lt_result\[11\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[11\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[10\] " "Net \"lt_result\[10\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[10\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[9\] " "Net \"lt_result\[9\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[9\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[8\] " "Net \"lt_result\[8\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[8\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[7\] " "Net \"lt_result\[7\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[7\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[6\] " "Net \"lt_result\[6\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[6\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[5\] " "Net \"lt_result\[5\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[5\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[4\] " "Net \"lt_result\[4\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[4\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[3\] " "Net \"lt_result\[3\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[3\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[2\] " "Net \"lt_result\[2\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[2\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[1\] " "Net \"lt_result\[1\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[1\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469643 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702212469643 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[31\] " "Net \"lt_result\[31\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[31\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[30\] " "Net \"lt_result\[30\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[30\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[29\] " "Net \"lt_result\[29\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[29\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[28\] " "Net \"lt_result\[28\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[28\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[27\] " "Net \"lt_result\[27\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[27\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[26\] " "Net \"lt_result\[26\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[26\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[25\] " "Net \"lt_result\[25\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[25\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[24\] " "Net \"lt_result\[24\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[24\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[23\] " "Net \"lt_result\[23\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[23\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[22\] " "Net \"lt_result\[22\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[22\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[21\] " "Net \"lt_result\[21\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[21\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[20\] " "Net \"lt_result\[20\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[20\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[19\] " "Net \"lt_result\[19\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[19\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[18\] " "Net \"lt_result\[18\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[18\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[17\] " "Net \"lt_result\[17\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[17\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[16\] " "Net \"lt_result\[16\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[16\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[15\] " "Net \"lt_result\[15\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[15\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[14\] " "Net \"lt_result\[14\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[14\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[13\] " "Net \"lt_result\[13\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[13\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[12\] " "Net \"lt_result\[12\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[12\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[11\] " "Net \"lt_result\[11\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[11\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[10\] " "Net \"lt_result\[10\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[10\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[9\] " "Net \"lt_result\[9\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[9\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[8\] " "Net \"lt_result\[8\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[8\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[7\] " "Net \"lt_result\[7\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[7\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[6\] " "Net \"lt_result\[6\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[6\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[5\] " "Net \"lt_result\[5\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[5\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[4\] " "Net \"lt_result\[4\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[4\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[3\] " "Net \"lt_result\[3\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[3\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[2\] " "Net \"lt_result\[2\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[2\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[1\] " "Net \"lt_result\[1\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[1\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469646 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702212469646 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[31\] " "Net \"lt_result\[31\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[31\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[30\] " "Net \"lt_result\[30\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[30\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[29\] " "Net \"lt_result\[29\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[29\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[28\] " "Net \"lt_result\[28\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[28\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[27\] " "Net \"lt_result\[27\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[27\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[26\] " "Net \"lt_result\[26\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[26\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[25\] " "Net \"lt_result\[25\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[25\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[24\] " "Net \"lt_result\[24\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[24\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[23\] " "Net \"lt_result\[23\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[23\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[22\] " "Net \"lt_result\[22\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[22\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[21\] " "Net \"lt_result\[21\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[21\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[20\] " "Net \"lt_result\[20\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[20\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[19\] " "Net \"lt_result\[19\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[19\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[18\] " "Net \"lt_result\[18\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[18\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[17\] " "Net \"lt_result\[17\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[17\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[16\] " "Net \"lt_result\[16\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[16\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[15\] " "Net \"lt_result\[15\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[15\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[14\] " "Net \"lt_result\[14\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[14\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[13\] " "Net \"lt_result\[13\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[13\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[12\] " "Net \"lt_result\[12\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[12\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[11\] " "Net \"lt_result\[11\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[11\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[10\] " "Net \"lt_result\[10\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[10\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[9\] " "Net \"lt_result\[9\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[9\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[8\] " "Net \"lt_result\[8\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[8\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[7\] " "Net \"lt_result\[7\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[7\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[6\] " "Net \"lt_result\[6\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[6\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[5\] " "Net \"lt_result\[5\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[5\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[4\] " "Net \"lt_result\[4\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[4\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[3\] " "Net \"lt_result\[3\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[3\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[2\] " "Net \"lt_result\[2\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[2\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[1\] " "Net \"lt_result\[1\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[1\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469648 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702212469648 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[31\] " "Net \"lt_result\[31\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[31\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[30\] " "Net \"lt_result\[30\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[30\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[29\] " "Net \"lt_result\[29\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[29\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[28\] " "Net \"lt_result\[28\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[28\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[27\] " "Net \"lt_result\[27\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[27\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[26\] " "Net \"lt_result\[26\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[26\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[25\] " "Net \"lt_result\[25\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[25\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[24\] " "Net \"lt_result\[24\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[24\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[23\] " "Net \"lt_result\[23\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[23\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[22\] " "Net \"lt_result\[22\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[22\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[21\] " "Net \"lt_result\[21\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[21\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[20\] " "Net \"lt_result\[20\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[20\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[19\] " "Net \"lt_result\[19\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[19\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[18\] " "Net \"lt_result\[18\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[18\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[17\] " "Net \"lt_result\[17\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[17\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[16\] " "Net \"lt_result\[16\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[16\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[15\] " "Net \"lt_result\[15\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[15\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[14\] " "Net \"lt_result\[14\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[14\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[13\] " "Net \"lt_result\[13\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[13\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[12\] " "Net \"lt_result\[12\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[12\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[11\] " "Net \"lt_result\[11\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[11\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[10\] " "Net \"lt_result\[10\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[10\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[9\] " "Net \"lt_result\[9\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[9\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[8\] " "Net \"lt_result\[8\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[8\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[7\] " "Net \"lt_result\[7\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[7\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[6\] " "Net \"lt_result\[6\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[6\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[5\] " "Net \"lt_result\[5\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[5\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[4\] " "Net \"lt_result\[4\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[4\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[3\] " "Net \"lt_result\[3\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[3\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[2\] " "Net \"lt_result\[2\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[2\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[1\] " "Net \"lt_result\[1\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[1\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469650 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702212469650 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[31\] " "Net \"lt_result\[31\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[31\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[30\] " "Net \"lt_result\[30\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[30\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[29\] " "Net \"lt_result\[29\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[29\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[28\] " "Net \"lt_result\[28\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[28\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[27\] " "Net \"lt_result\[27\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[27\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[26\] " "Net \"lt_result\[26\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[26\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[25\] " "Net \"lt_result\[25\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[25\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[24\] " "Net \"lt_result\[24\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[24\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[23\] " "Net \"lt_result\[23\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[23\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[22\] " "Net \"lt_result\[22\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[22\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[21\] " "Net \"lt_result\[21\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[21\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[20\] " "Net \"lt_result\[20\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[20\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[19\] " "Net \"lt_result\[19\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[19\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[18\] " "Net \"lt_result\[18\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[18\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[17\] " "Net \"lt_result\[17\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[17\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[16\] " "Net \"lt_result\[16\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[16\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[15\] " "Net \"lt_result\[15\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[15\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[14\] " "Net \"lt_result\[14\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[14\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[13\] " "Net \"lt_result\[13\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[13\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[12\] " "Net \"lt_result\[12\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[12\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[11\] " "Net \"lt_result\[11\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[11\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[10\] " "Net \"lt_result\[10\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[10\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[9\] " "Net \"lt_result\[9\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[9\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[8\] " "Net \"lt_result\[8\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[8\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[7\] " "Net \"lt_result\[7\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[7\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[6\] " "Net \"lt_result\[6\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[6\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[5\] " "Net \"lt_result\[5\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[5\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[4\] " "Net \"lt_result\[4\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[4\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[3\] " "Net \"lt_result\[3\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[3\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[2\] " "Net \"lt_result\[2\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[2\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lt_result\[1\] " "Net \"lt_result\[1\]\" is missing source, defaulting to GND" {  } { { "src/Alu.v" "lt_result\[1\]" { Text "C:/AhmetYigitProject03/src/Alu.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1702212469652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1702212469652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702212470286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702212471240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702212471740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AhmetYigitProject03/output_files/AhmetYigitProject03.map.smsg " "Generated suppressed messages file C:/AhmetYigitProject03/output_files/AhmetYigitProject03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212471789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702212471940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702212471940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "src/Alu.v" "" { Text "C:/AhmetYigitProject03/src/Alu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702212471998 "|Alu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702212471998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "413 " "Implemented 413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702212472000 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702212472000 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702212472000 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702212472000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702212472023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:47:52 2023 " "Processing ended: Sun Dec 10 15:47:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702212472023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702212472023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702212472023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702212472023 ""}
