// Seed: 3426358573
module module_0 #(
    parameter id_1 = 32'd4
);
  logic _id_1;
  assign id_1 = id_1;
  logic [7:0] id_2;
  ;
  assign id_2 = id_2[id_1];
  wire id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd56,
    parameter id_17 = 32'd11,
    parameter id_19 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  module_0 modCall_1 ();
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire _id_19;
  inout wire id_18;
  inout wire _id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire _id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_29 = id_3 - id_6;
  logic [~  id_17 : id_13] id_30;
  ;
  parameter id_31 = 1;
  wire id_32, id_33;
  wire [id_19 : -1 'b0] id_34 = !id_33;
  parameter id_35 = 1;
endmodule
