v 20010304
P 1800 3700 2002 3702 1
{
T 1800 3750 5 8 1 1 0 0
pin13=13
}
P 1800 3300 2002 3302 1
{
T 1800 3350 5 8 1 1 0 0
pin9=9
}
P 1800 2900 2002 2902 1
{
T 1800 2950 5 8 1 1 0 0
pin7=7
}
P 1800 2500 2002 2502 1
{
T 1800 2550 5 8 1 1 0 0
pin5=5
}
P 2 502 200 500 1
{
T 100 550 5 8 1 1 0 0
pin3=3
}
P 2 902 302 902 1
{
T 100 950 5 8 1 1 0 0
pin1=1
}
P 2 2902 302 2902 1
{
T 100 2950 5 8 1 1 0 0
pin6=6
}
P 2 2502 302 2502 1
{
T 100 2550 5 8 1 1 0 0
pin4=4
}
P 2 2102 302 2102 1
{
T 100 2150 5 8 1 1 0 0
pin13=13
}
P 2 1702 302 1702 1
{
T 100 1750 5 8 1 1 0 0
pin14=14
}
P 2 1302 302 1302 1
{
T 100 1350 5 8 1 1 0 0
pin15=15
}
T 1602 2452 9 10 1 0 0 6
DO0
T 1602 2852 9 10 1 0 0 6
DO1
T 1602 3252 9 10 1 0 0 6
DO2
T 1602 3652 9 10 1 0 0 6
DO3
T 402 2102 9 10 1 0 0 0
A3
T 402 1702 9 10 1 0 0 0
A2
T 402 1302 9 10 1 0 0 0
A1
T 402 902 9 10 1 0 0 0
A0
T 402 502 9 10 1 0 0 0
W
T 402 102 9 10 1 0 0 0
G
V 252 102 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 202 102 2 102 1
{
T 100 150 5 8 1 1 0 0
pin2=2
}
P 2 3302 302 3302 1
{
T 100 3350 5 8 1 1 0 0
pin10=10
}
P 2 3702 302 3702 1
{
T 100 3750 5 8 1 1 0 0
pin12=12
}
B 300 0 1400 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 4050 9 10 1 1 0 0
74189
T 400 2500 9 10 1 0 0 0
DI0
T 400 2900 9 10 1 0 0 0
DI1
T 400 3300 9 10 1 0 0 0
DI2
T 400 3700 9 10 1 0 0 0
DI3
T 2600 4000 5 10 0 0 0 0
device=74189
T 1700 4100 8 10 1 1 0 6
uref=U?
V 252 502 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 1752 2502 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 1752 2902 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 1752 3302 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 1752 3702 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
