[INF:CM0023] Creating log file ../../build/regression/ImplicitArg/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<48> s<47> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<45> c<2> s<44> l<1:1> el<1:14>
n<> u<7> t<Lifetime_Automatic> p<38> s<37> l<3:10> el<3:19>
n<> u<8> t<IntVec_TypeLogic> p<9> l<3:20> el<3:25>
n<> u<9> t<Data_type> p<10> c<8> l<3:20> el<3:25>
n<> u<10> t<Function_data_type> p<11> c<9> l<3:20> el<3:25>
n<> u<11> t<Function_data_type_or_implicit> p<37> c<10> s<12> l<3:20> el<3:25>
n<bsg_mul_booth> u<12> t<StringConst> p<37> s<26> l<4:1> el<4:14>
n<2> u<13> t<IntConst> p<14> l<5:4> el<5:5>
n<> u<14> t<Primary_literal> p<15> c<13> l<5:4> el<5:5>
n<> u<15> t<Constant_primary> p<16> c<14> l<5:4> el<5:5>
n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<5:4> el<5:5>
n<0> u<17> t<IntConst> p<18> l<5:6> el<5:7>
n<> u<18> t<Primary_literal> p<19> c<17> l<5:6> el<5:7>
n<> u<19> t<Constant_primary> p<20> c<18> l<5:6> el<5:7>
n<> u<20> t<Constant_expression> p<21> c<19> l<5:6> el<5:7>
n<> u<21> t<Constant_range> p<22> c<16> l<5:4> el<5:7>
n<> u<22> t<Packed_dimension> p<23> c<21> l<5:3> el<5:8>
n<> u<23> t<Data_type_or_implicit> p<25> c<22> s<24> l<5:3> el<5:8>
n<sdn> u<24> t<StringConst> p<25> l<5:9> el<5:12>
n<> u<25> t<Tf_port_item> p<26> c<23> l<5:3> el<5:12>
n<> u<26> t<Tf_port_list> p<37> c<25> s<35> l<5:3> el<5:12>
n<1> u<27> t<IntConst> p<28> l<6:10> el<6:11>
n<> u<28> t<Primary_literal> p<29> c<27> l<6:10> el<6:11>
n<> u<29> t<Primary> p<30> c<28> l<6:10> el<6:11>
n<> u<30> t<Expression> p<32> c<29> l<6:10> el<6:11>
n<> u<31> t<ReturnStmt> p<32> s<30> l<6:3> el<6:9>
n<> u<32> t<Jump_statement> p<33> c<31> l<6:3> el<6:12>
n<> u<33> t<Statement_item> p<34> c<32> l<6:3> el<6:12>
n<> u<34> t<Statement> p<35> c<33> l<6:3> el<6:12>
n<> u<35> t<Function_statement_or_null> p<37> c<34> s<36> l<6:3> el<6:12>
n<> u<36> t<Endfunction> p<37> l<7:1> el<7:12>
n<> u<37> t<Function_body_declaration> p<38> c<11> l<3:20> el<7:12>
n<> u<38> t<Function_declaration> p<39> c<7> l<3:1> el<7:12>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<3:1> el<7:12>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<3:1> el<7:12>
n<> u<41> t<Module_common_item> p<42> c<40> l<3:1> el<7:12>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<3:1> el<7:12>
n<> u<43> t<Non_port_module_item> p<44> c<42> l<3:1> el<7:12>
n<> u<44> t<Module_item> p<45> c<43> l<3:1> el<7:12>
n<> u<45> t<Module_declaration> p<46> c<6> l<1:1> el<9:10>
n<> u<46> t<Description> p<47> c<45> l<1:1> el<9:10>
n<> u<47> t<Source_text> p<48> c<46> l<1:1> el<9:10>
n<> u<48> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ImplicitArg/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ImplicitArg/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ImplicitArg/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:10
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:11 dut.sv:1:1: , endln:9:10, parent:work@top, parID:10
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.bsg_mul_booth), id:0, line:3:1, endln:7:12, parent:work@top, parID:11
    |vpiName:bsg_mul_booth
    |vpiFullName:work@top.bsg_mul_booth
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , id:2, line:3:20, endln:3:25
      |vpiTypespec:
      \_logic_typespec: , id:1, line:3:20, endln:3:25
    |vpiParent:
    \_module: work@top (work@top), id:11 dut.sv:1:1: , endln:9:10, parent:work@top, parID:10
    |vpiIODecl:
    \_io_decl: (sdn), id:3, line:5:9, endln:5:12
      |vpiDirection:1
      |vpiName:sdn
      |vpiTypedef:
      \_logic_typespec: , id:4, line:5:4, endln:5:7
        |vpiRange:
        \_range: , id:5, line:5:4, endln:5:7
          |vpiLeftRange:
          \_constant: , id:6, line:5:4, endln:5:5, parID:5
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiParent:
            \_range: , id:5, line:5:4, endln:5:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:7, line:5:6, endln:5:7, parID:5
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:5, line:5:4, endln:5:7
            |vpiConstType:9
    |vpiStmt:
    \_return_stmt: , id:8, line:6:3, endln:6:9, parent:work@top.bsg_mul_booth, parID:0
      |vpiParent:
      \_function: (work@top.bsg_mul_booth), id:0, line:3:1, endln:7:12, parent:work@top, parID:11
      |vpiCondition:
      \_constant: , id:9, line:6:10, endln:6:11, parID:8
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_return_stmt: , id:8, line:6:3, endln:6:9, parent:work@top.bsg_mul_booth, parID:0
        |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), id:11 dut.sv:1:1: , endln:9:10, parent:work@top, parID:10
    |vpiParent:
    \_module: work@top (work@top), id:11 dut.sv:1:1: , endln:9:10, parent:work@top, parID:10
  |vpiParent:
  \_design: (work@top), id:10
|uhdmtopModules:
\_module: work@top (work@top), id:12 dut.sv:1:1: , endln:9:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.bsg_mul_booth), id:13, line:3:1, endln:7:12, parent:work@top, parID:12
    |vpiName:bsg_mul_booth
    |vpiFullName:work@top.bsg_mul_booth
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , id:2, line:3:20, endln:3:25
    |vpiParent:
    \_module: work@top (work@top), id:12 dut.sv:1:1: , endln:9:10
    |vpiIODecl:
    \_io_decl: (sdn), id:14, line:5:9, endln:5:12, parent:work@top.bsg_mul_booth, parID:13
      |vpiParent:
      \_function: (work@top.bsg_mul_booth), id:13, line:3:1, endln:7:12, parent:work@top, parID:12
      |vpiDirection:1
      |vpiName:sdn
      |vpiTypedef:
      \_logic_typespec: , id:4, line:5:4, endln:5:7
    |vpiStmt:
    \_return_stmt: , id:15, line:6:3, endln:6:9, parent:work@top.bsg_mul_booth, parID:13
      |vpiParent:
      \_function: (work@top.bsg_mul_booth), id:13, line:3:1, endln:7:12, parent:work@top, parID:12
      |vpiCondition:
      \_constant: , id:9, line:6:10, endln:6:11, parID:8
    |vpiInstance:
    \_module: work@top (work@top), id:12 dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@top (work@top), id:12 dut.sv:1:1: , endln:9:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitArg/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitArg/roundtrip/dut_000.sv | 3 | 9 | 

