DMA_FROM_DEVICE,VAR_0
DMA_TO_DEVICE,VAR_1
ENOMEM,VAR_2
ENXIO,VAR_3
ETIMEDOUT,VAR_4
I2C_ACKERR,VAR_5
I2C_ARB_LOST,VAR_6
I2C_CONTROL_DIR_CHANGE,VAR_7
I2C_CONTROL_RS,VAR_8
I2C_DEFAULT_SPEED,VAR_9
I2C_DMA_CLR_FLAG,VAR_10
I2C_DMA_CON_RX,VAR_11
I2C_DMA_CON_TX,VAR_12
I2C_DMA_INT_FLAG_NONE,VAR_13
I2C_DMA_START_EN,VAR_14
I2C_FIFO_ADDR_CLR,VAR_15
I2C_FS_START_CON,VAR_16
I2C_HS_NACKERR,VAR_17
I2C_MASTER_RD,VAR_18
I2C_MASTER_WR,VAR_19
I2C_MASTER_WRRD,VAR_20
I2C_RS_MUL_CNFG,VAR_21
I2C_RS_MUL_TRIG,VAR_22
I2C_RS_TRANSFER,VAR_23
I2C_ST_START_CON,VAR_24
I2C_TRANSAC_COMP,VAR_25
I2C_TRANSAC_START,VAR_26
I2C_WRRD_TRANAC_VALUE,VAR_27
MAX_FS_MODE_SPEED,VAR_28
OFFSET_CON,VAR_29
OFFSET_CONTROL,VAR_30
OFFSET_EN,VAR_31
OFFSET_EXT_CONF,VAR_32
OFFSET_FIFO_ADDR_CLR,VAR_33
OFFSET_INTR_MASK,VAR_34
OFFSET_INTR_STAT,VAR_35
OFFSET_INT_FLAG,VAR_36
OFFSET_RX_4G_MODE,VAR_37
OFFSET_RX_LEN,VAR_38
OFFSET_RX_MEM_ADDR,VAR_39
OFFSET_SLAVE_ADDR,VAR_40
OFFSET_START,VAR_41
OFFSET_TRANSAC_LEN,VAR_42
OFFSET_TRANSFER_LEN,VAR_43
OFFSET_TRANSFER_LEN_AUX,VAR_44
OFFSET_TX_4G_MODE,VAR_45
OFFSET_TX_LEN,VAR_46
OFFSET_TX_MEM_ADDR,VAR_47
dev_dbg,FUNC_0
dma_map_single,FUNC_1
dma_mapping_error,FUNC_2
dma_unmap_single,FUNC_3
i2c_8bit_addr_from_msg,FUNC_4
i2c_get_dma_safe_msg_buf,FUNC_5
i2c_put_dma_safe_msg_buf,FUNC_6
mtk_i2c_init_hw,FUNC_7
mtk_i2c_readw,FUNC_8
mtk_i2c_set_4g_mode,FUNC_9
mtk_i2c_writew,FUNC_10
reinit_completion,FUNC_11
wait_for_completion_timeout,FUNC_12
writel,FUNC_13
mtk_i2c_do_transfer,FUNC_14
i2c,VAR_48
msgs,VAR_49
num,VAR_50
left_num,VAR_51
addr_reg,VAR_52
start_reg,VAR_53
control_reg,VAR_54
restart_flag,VAR_55
reg_4g_mode,VAR_56
dma_rd_buf,VAR_57
dma_wr_buf,VAR_58
rpaddr,VAR_59
wpaddr,VAR_60
ret,VAR_61
