INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/encodec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encodec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/apbmaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/apbslave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/ctrl_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/uarttx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/ip/read_test_Encodec_0_0/sim/read_test_Encodec_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test_Encodec_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/ip/read_test_apb_master_0_0/sim/read_test_apb_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test_apb_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/ip/read_test_apb_slave_0_0/sim/read_test_apb_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test_apb_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/ip/read_test_ctrl_uart_0_0/sim/read_test_ctrl_uart_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test_ctrl_uart_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/ip/read_test_uart_tx_0_0/sim/read_test_uart_tx_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test_uart_tx_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/ip/read_test_FIFO_0_0/sim/read_test_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.ip_user_files/bd/read_test/sim/read_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dell/periplex_apb_read/periplex_apb_read.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
