<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/ip/hpm_rng_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2ip_2hpm__rng__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_rng_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2ip_2hpm__rng__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_RNG_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_RNG_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structRNG__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structRNG__Type.html#af0634c43be541f1b4d7290924397d451">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structRNG__Type.html#af0634c43be541f1b4d7290924397d451">CMD</a>;                         <span class="comment">/* 0x0: Command Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structRNG__Type.html#a655b9f94d734a4b1ae3646258a4784bd">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structRNG__Type.html#a655b9f94d734a4b1ae3646258a4784bd">CTRL</a>;                        <span class="comment">/* 0x4: Control Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structRNG__Type.html#a285eb97fc7ebee40231aeab47a3de5ee">   15</a></span>    __R  uint32_t <a class="code hl_variable" href="structRNG__Type.html#a285eb97fc7ebee40231aeab47a3de5ee">STA</a>;                         <span class="comment">/* 0x8: Status Register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structRNG__Type.html#a94b0b3fad1aa95ed5e208695648ea8e6">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structRNG__Type.html#a94b0b3fad1aa95ed5e208695648ea8e6">ERR</a>;                         <span class="comment">/* 0xC: Error Registers */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structRNG__Type.html#a256fa9e2b18c0fa1293d0378cb0c7756">   17</a></span>    __R  uint32_t <a class="code hl_variable" href="structRNG__Type.html#a256fa9e2b18c0fa1293d0378cb0c7756">FO2B</a>;                        <span class="comment">/* 0x10: FIFO out to bus/cpu */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structRNG__Type.html#a71d1b769edff6bce42f87b73fe9ac6c9">   18</a></span>    __R  uint8_t  <a class="code hl_variable" href="structRNG__Type.html#a71d1b769edff6bce42f87b73fe9ac6c9">RESERVED0</a>[12];               <span class="comment">/* 0x14 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structRNG__Type.html#aa1e2b8fea68e4789d34e179743cde70a">   19</a></span>    __R  uint32_t <a class="code hl_variable" href="structRNG__Type.html#aa1e2b8fea68e4789d34e179743cde70a">R2SK</a>[8];                     <span class="comment">/* 0x20 - 0x3C: FIFO out to SDP as AES engine key */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>} <a class="code hl_struct" href="structRNG__Type.html">RNG_Type</a>;</div>
</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* Bitfield definition for register: CMD */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/*</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * SFTRST (RW)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * Soft Reset, Perform a software reset of the RNG This bit is self-clearing.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * 0 Do not perform a software reset.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * 1 Software reset</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a3feeeb42871a3716f23e70277cc04ed6">   31</a></span><span class="preprocessor">#define RNG_CMD_SFTRST_MASK (0x40U)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#af27941d95f1c9707ca635debf901b5dc">   32</a></span><span class="preprocessor">#define RNG_CMD_SFTRST_SHIFT (6U)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a172a8c13cae581732caf73e5cd81f4d9">   33</a></span><span class="preprocessor">#define RNG_CMD_SFTRST_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CMD_SFTRST_SHIFT) &amp; RNG_CMD_SFTRST_MASK)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a2bd38e09a402228ebca72c5540066f73">   34</a></span><span class="preprocessor">#define RNG_CMD_SFTRST_GET(x) (((uint32_t)(x) &amp; RNG_CMD_SFTRST_MASK) &gt;&gt; RNG_CMD_SFTRST_SHIFT)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/*</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * CLRERR (RW)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> *</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * Clear the Error, clear the errors in the ESR register and the RNG interrupt. This bit is self-clearing.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * 0 Do not clear the errors and the interrupt.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * 1 Clear the errors and the interrupt.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ac71b1bb46f19e4c5aabc4d5cfe127ab6">   43</a></span><span class="preprocessor">#define RNG_CMD_CLRERR_MASK (0x20U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a60a642de5dc1215a011fc1d15520bcd7">   44</a></span><span class="preprocessor">#define RNG_CMD_CLRERR_SHIFT (5U)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a002fe7593b4b8d22e6d2d3c55a3748b0">   45</a></span><span class="preprocessor">#define RNG_CMD_CLRERR_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CMD_CLRERR_SHIFT) &amp; RNG_CMD_CLRERR_MASK)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a7060330f2a1a877f7115fdac7ac04823">   46</a></span><span class="preprocessor">#define RNG_CMD_CLRERR_GET(x) (((uint32_t)(x) &amp; RNG_CMD_CLRERR_MASK) &gt;&gt; RNG_CMD_CLRERR_SHIFT)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/*</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * CLRINT (RW)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> *</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * Clear the Interrupt, clear the RNG interrupt if an error is not present. This bit is self-clearing.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * 0 Do not clear the interrupt.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * 1 Clear the interrupt</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ad0a0b407949cebaae1acc69ed4de3b74">   55</a></span><span class="preprocessor">#define RNG_CMD_CLRINT_MASK (0x10U)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9e65a218d4a3efb8c2081133f079e902">   56</a></span><span class="preprocessor">#define RNG_CMD_CLRINT_SHIFT (4U)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a7f356d6828a266ee8285a67d7a1b00e0">   57</a></span><span class="preprocessor">#define RNG_CMD_CLRINT_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CMD_CLRINT_SHIFT) &amp; RNG_CMD_CLRINT_MASK)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a3806f662355eb22e605108c210dffec4">   58</a></span><span class="preprocessor">#define RNG_CMD_CLRINT_GET(x) (((uint32_t)(x) &amp; RNG_CMD_CLRINT_MASK) &gt;&gt; RNG_CMD_CLRINT_SHIFT)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/*</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * GENSD (RW)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> *</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * Generate Seed, when both ST and GS triggered, ST first and GS next.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a7799b2cc2c945be476ac40edab022b08">   65</a></span><span class="preprocessor">#define RNG_CMD_GENSD_MASK (0x2U)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ab9c482279083e0ce6a69fdc1990acda2">   66</a></span><span class="preprocessor">#define RNG_CMD_GENSD_SHIFT (1U)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a77b418b5abd0cef4f82ce80bdb6c4643">   67</a></span><span class="preprocessor">#define RNG_CMD_GENSD_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CMD_GENSD_SHIFT) &amp; RNG_CMD_GENSD_MASK)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9433518a213e87bf948e8d5f58ca113e">   68</a></span><span class="preprocessor">#define RNG_CMD_GENSD_GET(x) (((uint32_t)(x) &amp; RNG_CMD_GENSD_MASK) &gt;&gt; RNG_CMD_GENSD_SHIFT)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * SLFCHK (RW)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * Self Test, when both ST and GS triggered, ST first and GS next.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a8f2041eca518a146957c49450edecf78">   75</a></span><span class="preprocessor">#define RNG_CMD_SLFCHK_MASK (0x1U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ae07fb2f3c9b82cacd8018bf169553fb5">   76</a></span><span class="preprocessor">#define RNG_CMD_SLFCHK_SHIFT (0U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a4993f97827aa8348928c91549b6865c6">   77</a></span><span class="preprocessor">#define RNG_CMD_SLFCHK_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CMD_SLFCHK_SHIFT) &amp; RNG_CMD_SLFCHK_MASK)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#affdbf6481e7629720f9c07b1ae00950a">   78</a></span><span class="preprocessor">#define RNG_CMD_SLFCHK_GET(x) (((uint32_t)(x) &amp; RNG_CMD_SLFCHK_MASK) &gt;&gt; RNG_CMD_SLFCHK_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/*</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * MIRQERR (RW)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> *</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * Mask Interrupt Request for Error</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9c3f7b2366b959b29020e5cf221ae4cb">   86</a></span><span class="preprocessor">#define RNG_CTRL_MIRQERR_MASK (0x40U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ac9fa91ce0835e2d328cbc88b6ea2dd67">   87</a></span><span class="preprocessor">#define RNG_CTRL_MIRQERR_SHIFT (6U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ada41850c4922b7c9b1dd607433220997">   88</a></span><span class="preprocessor">#define RNG_CTRL_MIRQERR_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CTRL_MIRQERR_SHIFT) &amp; RNG_CTRL_MIRQERR_MASK)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a1424c4721ca15ee4aaae35224c3f70db">   89</a></span><span class="preprocessor">#define RNG_CTRL_MIRQERR_GET(x) (((uint32_t)(x) &amp; RNG_CTRL_MIRQERR_MASK) &gt;&gt; RNG_CTRL_MIRQERR_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * MIRQDN (RW)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * Mask Interrupt Request for Done Event, asks the interrupts generated upon the completion of the seed and self-test modes. The status of these jobs can be viewed by:</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * • Reading the STA and viewing the seed done and the self-test done bits (STA[SDN, STDN]).</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * • Viewing the RNG_CMD for the generate-seed or the self-test bits (CMD[GS,ST]) being set, indicating that the operation is still taking place.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a493d8e2ed540bd04bae2c240a2c7deac">   98</a></span><span class="preprocessor">#define RNG_CTRL_MIRQDN_MASK (0x20U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a3a0b58448333eebb7d76b020c07ffab4">   99</a></span><span class="preprocessor">#define RNG_CTRL_MIRQDN_SHIFT (5U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a4ceb475f8e3c9fd7951a191014b12b06">  100</a></span><span class="preprocessor">#define RNG_CTRL_MIRQDN_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CTRL_MIRQDN_SHIFT) &amp; RNG_CTRL_MIRQDN_MASK)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a2d9a7c62802e844baa194af94e86b82f">  101</a></span><span class="preprocessor">#define RNG_CTRL_MIRQDN_GET(x) (((uint32_t)(x) &amp; RNG_CTRL_MIRQDN_MASK) &gt;&gt; RNG_CTRL_MIRQDN_SHIFT)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/*</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * AUTRSD (RW)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * Auto Reseed</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a425718109396e4e14a76af83033655fc">  108</a></span><span class="preprocessor">#define RNG_CTRL_AUTRSD_MASK (0x10U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a15bcedd72e5fe6464228856dbfdb345c">  109</a></span><span class="preprocessor">#define RNG_CTRL_AUTRSD_SHIFT (4U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a6386d94755f284cb72eb205c3a83bee5">  110</a></span><span class="preprocessor">#define RNG_CTRL_AUTRSD_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CTRL_AUTRSD_SHIFT) &amp; RNG_CTRL_AUTRSD_MASK)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a84188fde814aaedfbdf6ab15766159fc">  111</a></span><span class="preprocessor">#define RNG_CTRL_AUTRSD_GET(x) (((uint32_t)(x) &amp; RNG_CTRL_AUTRSD_MASK) &gt;&gt; RNG_CTRL_AUTRSD_SHIFT)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/*</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * FUFMOD (RW)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> *</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * FIFO underflow response mode</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * 00 Return all zeros and set the ESR[FUFE].</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * 01 Return all zeros and set the ESR[FUFE].</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * 10 Generate the bus transfer error</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * 11 Generate the interrupt and return all zeros (overrides the CTRL[MASKERR]).</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ab46134c80bb11f3a257515df17fef900">  122</a></span><span class="preprocessor">#define RNG_CTRL_FUFMOD_MASK (0x3U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ab4de42c6e787c3af610e439a03940dc9">  123</a></span><span class="preprocessor">#define RNG_CTRL_FUFMOD_SHIFT (0U)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a1f35041d0f1bc2406b38b018611c1696">  124</a></span><span class="preprocessor">#define RNG_CTRL_FUFMOD_SET(x) (((uint32_t)(x) &lt;&lt; RNG_CTRL_FUFMOD_SHIFT) &amp; RNG_CTRL_FUFMOD_MASK)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a5f88dde9de3ad92f3ea8483a25e45bf2">  125</a></span><span class="preprocessor">#define RNG_CTRL_FUFMOD_GET(x) (((uint32_t)(x) &amp; RNG_CTRL_FUFMOD_MASK) &gt;&gt; RNG_CTRL_FUFMOD_SHIFT)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Bitfield definition for register: STA */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/*</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * SCPF (RO)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> *</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * Self Check Pass Fail</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ad52f5f0f818c659bc636ae286309ba54">  133</a></span><span class="preprocessor">#define RNG_STA_SCPF_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a083f921dfac03890cfd07d10a85ef2eb">  134</a></span><span class="preprocessor">#define RNG_STA_SCPF_SHIFT (21U)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a15aa750d236309bfa28e1b42a6e3c3ea">  135</a></span><span class="preprocessor">#define RNG_STA_SCPF_GET(x) (((uint32_t)(x) &amp; RNG_STA_SCPF_MASK) &gt;&gt; RNG_STA_SCPF_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * FUNCERR (RO)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * Error was detected, check ESR register for details</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ae272278ad7a0ef4464f5a0e6984f6ed3">  142</a></span><span class="preprocessor">#define RNG_STA_FUNCERR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ae468e9bda6bc42ee882b1fb3a81e3509">  143</a></span><span class="preprocessor">#define RNG_STA_FUNCERR_SHIFT (16U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a746a7a10b0a0b5afe4c78112d9f92eda">  144</a></span><span class="preprocessor">#define RNG_STA_FUNCERR_GET(x) (((uint32_t)(x) &amp; RNG_STA_FUNCERR_MASK) &gt;&gt; RNG_STA_FUNCERR_SHIFT)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/*</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * FSIZE (RO)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> *</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * Fifo Size, it is 5 in this design.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a139bf6e380781ebdd565764904f573d3">  151</a></span><span class="preprocessor">#define RNG_STA_FSIZE_MASK (0xF000U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ad1621b3d4b558c098443bfcb125f1afe">  152</a></span><span class="preprocessor">#define RNG_STA_FSIZE_SHIFT (12U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#aeab2b4758af095e8f05ef2a2c3f6990b">  153</a></span><span class="preprocessor">#define RNG_STA_FSIZE_GET(x) (((uint32_t)(x) &amp; RNG_STA_FSIZE_MASK) &gt;&gt; RNG_STA_FSIZE_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * FRNNU (RO)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> *</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * Fifo Level, Indicates the number of random words currently in the output FIFO</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#afc3230fa869bab47a7d7d8b2ca183d2b">  160</a></span><span class="preprocessor">#define RNG_STA_FRNNU_MASK (0xF00U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a570aa031401b507be05e16d5cecc825c">  161</a></span><span class="preprocessor">#define RNG_STA_FRNNU_SHIFT (8U)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a5c80fbc59292883fab6138c07a72b70d">  162</a></span><span class="preprocessor">#define RNG_STA_FRNNU_GET(x) (((uint32_t)(x) &amp; RNG_STA_FRNNU_MASK) &gt;&gt; RNG_STA_FRNNU_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * NSDDN (RO)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * New seed done.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a1921ebca8fba4e20c717b85b21151d63">  169</a></span><span class="preprocessor">#define RNG_STA_NSDDN_MASK (0x40U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a8b340b2e3f299497e8f4488b3b4e9dd3">  170</a></span><span class="preprocessor">#define RNG_STA_NSDDN_SHIFT (6U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a39bb0b8564005b5f4c8887134e853795">  171</a></span><span class="preprocessor">#define RNG_STA_NSDDN_GET(x) (((uint32_t)(x) &amp; RNG_STA_NSDDN_MASK) &gt;&gt; RNG_STA_NSDDN_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * FSDDN (RO)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 1st Seed done</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * When &quot;1&quot;, Indicates that the RNG generated the first seed.</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a3dc04a9dec24e59e1c11a20a9ddb66e8">  179</a></span><span class="preprocessor">#define RNG_STA_FSDDN_MASK (0x20U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a3dded1e57288cda6f6b79ca771223479">  180</a></span><span class="preprocessor">#define RNG_STA_FSDDN_SHIFT (5U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a743189a75318a8f146b59adb816fc173">  181</a></span><span class="preprocessor">#define RNG_STA_FSDDN_GET(x) (((uint32_t)(x) &amp; RNG_STA_FSDDN_MASK) &gt;&gt; RNG_STA_FSDDN_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * SCDN (RO)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * Self Check Done</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * Indicates whether Self Test is done or not. Can be cleared by the hardware reset or a new self test is</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * initiated by setting the CMD[ST].</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * 0 Self test not completed</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * 1 Completed a self test since the last reset.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a863307f6876de7fb5fd7ae44de50ac99">  192</a></span><span class="preprocessor">#define RNG_STA_SCDN_MASK (0x10U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a992432cc651edad8165506148fb59eb0">  193</a></span><span class="preprocessor">#define RNG_STA_SCDN_SHIFT (4U)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#aaa6262820a7605744d43528d7ca09f0f">  194</a></span><span class="preprocessor">#define RNG_STA_SCDN_GET(x) (((uint32_t)(x) &amp; RNG_STA_SCDN_MASK) &gt;&gt; RNG_STA_SCDN_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * RSDREQ (RO)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * Reseed needed</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * Indicates that the RNG needs to be reseeded. This is done by setting the CMD[GS], or</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * automatically if the CTRL[ARS] is set.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a2ee13c9ed6241bab07a3b67acf8f8662">  203</a></span><span class="preprocessor">#define RNG_STA_RSDREQ_MASK (0x8U)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ae6fe5b7b03347281b5ac98ba847f0295">  204</a></span><span class="preprocessor">#define RNG_STA_RSDREQ_SHIFT (3U)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9efe8af917d707696cc47c577731bda8">  205</a></span><span class="preprocessor">#define RNG_STA_RSDREQ_GET(x) (((uint32_t)(x) &amp; RNG_STA_RSDREQ_MASK) &gt;&gt; RNG_STA_RSDREQ_SHIFT)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * IDLE (RO)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * Idle, the RNG is in the idle mode, and internal clocks are disabled, in this mode, access to the FIFO is allowed. Once the FIFO is empty, the RNGB fills the FIFO and then enters idle mode again.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a92cb942724443f7bd3d685500a9b2ea2">  212</a></span><span class="preprocessor">#define RNG_STA_IDLE_MASK (0x4U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9fe3a54d735de833a27885270dbdf366">  213</a></span><span class="preprocessor">#define RNG_STA_IDLE_SHIFT (2U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a5486ee6c766a054a3d22e033f9533931">  214</a></span><span class="preprocessor">#define RNG_STA_IDLE_GET(x) (((uint32_t)(x) &amp; RNG_STA_IDLE_MASK) &gt;&gt; RNG_STA_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/*</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> *</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * when 1, means the RNG engine is busy for seeding or random number generation, self test and so on.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a49c3b58e73da1baf869e7521d30869ec">  221</a></span><span class="preprocessor">#define RNG_STA_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#afeb96718e5365a4ccefa7628baef12cb">  222</a></span><span class="preprocessor">#define RNG_STA_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a537d497cf53657bb1d580270f02442ce">  223</a></span><span class="preprocessor">#define RNG_STA_BUSY_GET(x) (((uint32_t)(x) &amp; RNG_STA_BUSY_MASK) &gt;&gt; RNG_STA_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/* Bitfield definition for register: ERR */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/*</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * FUFE (RO)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> *</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * FIFO access error(underflow)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a57a0c3ea470eb1d2b1ffee85c84bd895">  231</a></span><span class="preprocessor">#define RNG_ERR_FUFE_MASK (0x20U)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ab42c98cf0c427bdcf1a3dd043482f71f">  232</a></span><span class="preprocessor">#define RNG_ERR_FUFE_SHIFT (5U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a98a9122f8dc6a0d62d1af7365a3742e5">  233</a></span><span class="preprocessor">#define RNG_ERR_FUFE_GET(x) (((uint32_t)(x) &amp; RNG_ERR_FUFE_MASK) &gt;&gt; RNG_ERR_FUFE_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * SCKERR (RO)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * Self-test error</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * Indicates that the RNG failed the most recent self test. This bit is sticky and can only be reset by a</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * hardware reset or by writing 1 to the CMD[CE]</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a7441031fc26379a77084223a455ac4cb">  242</a></span><span class="preprocessor">#define RNG_ERR_SCKERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a1266e2437408cea8d340afbfd221974e">  243</a></span><span class="preprocessor">#define RNG_ERR_SCKERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9637ee514162b96d73974b2bd14485c6">  244</a></span><span class="preprocessor">#define RNG_ERR_SCKERR_GET(x) (((uint32_t)(x) &amp; RNG_ERR_SCKERR_MASK) &gt;&gt; RNG_ERR_SCKERR_SHIFT)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/* Bitfield definition for register: FO2B */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * FO2B (RO)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * SW read the FIFO output.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a2c044ced517f9d386fcf7e2a0a9d3a17">  252</a></span><span class="preprocessor">#define RNG_FO2B_FO2B_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a36ff6d39423e4925010d2297f04a906a">  253</a></span><span class="preprocessor">#define RNG_FO2B_FO2B_SHIFT (0U)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a1a2f5420e7311843714d3b3a992a91cf">  254</a></span><span class="preprocessor">#define RNG_FO2B_FO2B_GET(x) (((uint32_t)(x) &amp; RNG_FO2B_FO2B_MASK) &gt;&gt; RNG_FO2B_FO2B_SHIFT)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/* Bitfield definition for register array: R2SK */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/*</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * FO2S0 (RO)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> *</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * FIFO out to KMAN, will be SDP engine key.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a1240f2f28f994345e5dd0d13d7da9d85">  262</a></span><span class="preprocessor">#define RNG_R2SK_FO2S0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ad9720449dab3c8045a56f7f10bfe9120">  263</a></span><span class="preprocessor">#define RNG_R2SK_FO2S0_SHIFT (0U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ad542b733a1d202cdb8bf16d7d2d33f0c">  264</a></span><span class="preprocessor">#define RNG_R2SK_FO2S0_GET(x) (((uint32_t)(x) &amp; RNG_R2SK_FO2S0_MASK) &gt;&gt; RNG_R2SK_FO2S0_SHIFT)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/* R2SK register group index macro definition */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a36e7d2ce7ef64d240b923e907e9c3e32">  269</a></span><span class="preprocessor">#define RNG_R2SK_FO2S0 (0UL)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#acf595920658d77599523ce2e87d87f24">  270</a></span><span class="preprocessor">#define RNG_R2SK_FO2S1 (1UL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#ab6aac8490c0db438429fdcd4bb848aa9">  271</a></span><span class="preprocessor">#define RNG_R2SK_FO2S2 (2UL)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#aee22c1422ff799a7702c843f9a314bf1">  272</a></span><span class="preprocessor">#define RNG_R2SK_FO2S3 (3UL)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a74f3cab4c6439f597fd18d0af278bab6">  273</a></span><span class="preprocessor">#define RNG_R2SK_FO2S4 (4UL)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a9e1f4351c61ec6ab2c7f01bfd6c4b708">  274</a></span><span class="preprocessor">#define RNG_R2SK_FO2S5 (5UL)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a21c0551afba28b79a471b11ecc8396b6">  275</a></span><span class="preprocessor">#define RNG_R2SK_FO2S6 (6UL)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rng__regs_8h.html#a61facaf7400d9e748e8da0f34be7d68a">  276</a></span><span class="preprocessor">#define RNG_R2SK_FO2S7 (7UL)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_RNG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructRNG__Type_html"><div class="ttname"><a href="structRNG__Type.html">RNG_Type</a></div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:12</div></div>
<div class="ttc" id="astructRNG__Type_html_a256fa9e2b18c0fa1293d0378cb0c7756"><div class="ttname"><a href="structRNG__Type.html#a256fa9e2b18c0fa1293d0378cb0c7756">RNG_Type::FO2B</a></div><div class="ttdeci">__R uint32_t FO2B</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:17</div></div>
<div class="ttc" id="astructRNG__Type_html_a285eb97fc7ebee40231aeab47a3de5ee"><div class="ttname"><a href="structRNG__Type.html#a285eb97fc7ebee40231aeab47a3de5ee">RNG_Type::STA</a></div><div class="ttdeci">__R uint32_t STA</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:15</div></div>
<div class="ttc" id="astructRNG__Type_html_a655b9f94d734a4b1ae3646258a4784bd"><div class="ttname"><a href="structRNG__Type.html#a655b9f94d734a4b1ae3646258a4784bd">RNG_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:14</div></div>
<div class="ttc" id="astructRNG__Type_html_a71d1b769edff6bce42f87b73fe9ac6c9"><div class="ttname"><a href="structRNG__Type.html#a71d1b769edff6bce42f87b73fe9ac6c9">RNG_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[12]</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:18</div></div>
<div class="ttc" id="astructRNG__Type_html_a94b0b3fad1aa95ed5e208695648ea8e6"><div class="ttname"><a href="structRNG__Type.html#a94b0b3fad1aa95ed5e208695648ea8e6">RNG_Type::ERR</a></div><div class="ttdeci">__R uint32_t ERR</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:16</div></div>
<div class="ttc" id="astructRNG__Type_html_aa1e2b8fea68e4789d34e179743cde70a"><div class="ttname"><a href="structRNG__Type.html#aa1e2b8fea68e4789d34e179743cde70a">RNG_Type::R2SK</a></div><div class="ttdeci">__R uint32_t R2SK[8]</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:19</div></div>
<div class="ttc" id="astructRNG__Type_html_af0634c43be541f1b4d7290924397d451"><div class="ttname"><a href="structRNG__Type.html#af0634c43be541f1b4d7290924397d451">RNG_Type::CMD</a></div><div class="ttdeci">__RW uint32_t CMD</div><div class="ttdef"><b>Definition</b> hpm_rng_regs.h:13</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_bb92b17e51de1ea98cc7c8b7b4d06033.html">ip</a></li><li class="navelem"><a class="el" href="HPM5300_2ip_2hpm__rng__regs_8h.html">hpm_rng_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
