Simulator report for OC
Thu Jun 30 22:13:48 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 298 nodes    ;
; Simulation Coverage         ;      56.71 % ;
; Total Number of Transitions ; 14739        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.71 % ;
; Total nodes checked                                 ; 298          ;
; Total output ports checked                          ; 298          ;
; Total output ports with complete 1/0-value coverage ; 169          ;
; Total output ports with no 1/0-value coverage       ; 129          ;
; Total output ports with no 1-value coverage         ; 129          ;
; Total output ports with no 0-value coverage         ; 129          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                         ; Output Port Type ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+
; |OC|A[7]                                                                                 ; |OC|A[7]                                                                                 ; pin_out          ;
; |OC|A[6]                                                                                 ; |OC|A[6]                                                                                 ; pin_out          ;
; |OC|A[5]                                                                                 ; |OC|A[5]                                                                                 ; pin_out          ;
; |OC|A[4]                                                                                 ; |OC|A[4]                                                                                 ; pin_out          ;
; |OC|A[3]                                                                                 ; |OC|A[3]                                                                                 ; pin_out          ;
; |OC|A[1]                                                                                 ; |OC|A[1]                                                                                 ; pin_out          ;
; |OC|control[1]                                                                           ; |OC|control[1]                                                                           ; out              ;
; |OC|control[0]                                                                           ; |OC|control[0]                                                                           ; out              ;
; |OC|B[7]                                                                                 ; |OC|B[7]                                                                                 ; pin_out          ;
; |OC|B[6]                                                                                 ; |OC|B[6]                                                                                 ; pin_out          ;
; |OC|B[5]                                                                                 ; |OC|B[5]                                                                                 ; pin_out          ;
; |OC|B[4]                                                                                 ; |OC|B[4]                                                                                 ; pin_out          ;
; |OC|B[3]                                                                                 ; |OC|B[3]                                                                                 ; pin_out          ;
; |OC|B[2]                                                                                 ; |OC|B[2]                                                                                 ; pin_out          ;
; |OC|B[1]                                                                                 ; |OC|B[1]                                                                                 ; pin_out          ;
; |OC|B[0]                                                                                 ; |OC|B[0]                                                                                 ; pin_out          ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~5               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~5               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~6               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~6               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~7               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~7               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~13              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~13              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~14              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~14              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~15              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~15              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~1  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~1  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~23              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~23              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~24              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~24              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~25              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~25              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~31              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~31              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~32              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~32              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~33              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~33              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~3  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~3  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~41              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~41              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~42              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~42              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~43              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~43              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~49              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~49              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~50              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~50              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~51              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~51              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~5  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~5  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~59              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~59              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~60              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~60              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~61              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~61              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~67              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~67              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~68              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~68              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~69              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~69              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~71              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~71              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~72              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~72              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~74              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~74              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~76              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~76              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~78              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~78              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~79              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~79              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~8  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~8  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~82              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~82              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~84              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~84              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~86              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~86              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~87              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~87              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~89              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~89              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~9  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~9  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~90              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~90              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~95              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~95              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~96              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~96              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~97              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~97              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~103             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~103             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~104             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~104             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~105             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~105             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~107             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~107             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~108             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~108             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~110             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~110             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~112             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~112             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~114             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~114             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~115             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~115             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~118             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~118             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~120             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~120             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~122             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~122             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~123             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~123             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~125             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~125             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]    ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~132             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~132             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~133             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~133             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~140             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~140             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~141             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~141             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~143             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~143             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~15 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~15 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]    ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~5               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~5               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~6               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~6               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~7               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~7               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~13              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~13              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~14              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~14              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~15              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~15              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~17              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~17              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~1  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~1  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~23              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~23              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~24              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~24              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~25              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~25              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~31              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~31              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~32              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~32              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~33              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~33              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~35              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~35              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~3  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~3  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~41              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~41              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~42              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~42              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~43              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~43              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~49              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~49              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~50              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~50              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~51              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~51              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~53              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~53              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~5  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~5  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~59              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~59              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~60              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~60              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~61              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~61              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~67              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~67              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~68              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~68              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~69              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~69              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~71              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~71              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~7  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~77              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~77              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~78              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~78              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~79              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~79              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~85              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~85              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~86              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~86              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~87              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~87              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~89              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~89              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~9  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~9  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~90              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~90              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~92              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~92              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~94              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~94              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~96              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~96              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~97              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~97              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~10 ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~100             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~100             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~102             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~102             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~104             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~104             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~105             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~105             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]~11 ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~113             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~113             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~114             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~114             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~115             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~115             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~121             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~121             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~122             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~122             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~123             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~123             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~125             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~125             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~13 ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~126             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~126             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~128             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~128             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~130             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~130             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~132             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~132             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~133             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~133             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~14 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~14 ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~136             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~136             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~138             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~138             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~140             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~140             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~141             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~141             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~15 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~15 ; out0             ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                         ; Output Port Type ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+
; |OC|A[2]                                                                                 ; |OC|A[2]                                                                                 ; pin_out          ;
; |OC|A[0]                                                                                 ; |OC|A[0]                                                                                 ; pin_out          ;
; |OC|R_A[7]                                                                               ; |OC|R_A[7]                                                                               ; out              ;
; |OC|R_A[6]                                                                               ; |OC|R_A[6]                                                                               ; out              ;
; |OC|R_A[5]                                                                               ; |OC|R_A[5]                                                                               ; out              ;
; |OC|R_A[4]                                                                               ; |OC|R_A[4]                                                                               ; out              ;
; |OC|R_A[3]                                                                               ; |OC|R_A[3]                                                                               ; out              ;
; |OC|R_A[2]                                                                               ; |OC|R_A[2]                                                                               ; out              ;
; |OC|R_A[1]                                                                               ; |OC|R_A[1]                                                                               ; out              ;
; |OC|R_A[0]                                                                               ; |OC|R_A[0]                                                                               ; out              ;
; |OC|R_B[7]                                                                               ; |OC|R_B[7]                                                                               ; out              ;
; |OC|R_B[6]                                                                               ; |OC|R_B[6]                                                                               ; out              ;
; |OC|R_B[5]                                                                               ; |OC|R_B[5]                                                                               ; out              ;
; |OC|R_B[4]                                                                               ; |OC|R_B[4]                                                                               ; out              ;
; |OC|R_B[3]                                                                               ; |OC|R_B[3]                                                                               ; out              ;
; |OC|R_B[2]                                                                               ; |OC|R_B[2]                                                                               ; out              ;
; |OC|R_B[1]                                                                               ; |OC|R_B[1]                                                                               ; out              ;
; |OC|R_B[0]                                                                               ; |OC|R_B[0]                                                                               ; out              ;
; |OC|L_B[7]                                                                               ; |OC|L_B[7]                                                                               ; out              ;
; |OC|L_B[6]                                                                               ; |OC|L_B[6]                                                                               ; out              ;
; |OC|L_B[5]                                                                               ; |OC|L_B[5]                                                                               ; out              ;
; |OC|L_B[4]                                                                               ; |OC|L_B[4]                                                                               ; out              ;
; |OC|L_B[3]                                                                               ; |OC|L_B[3]                                                                               ; out              ;
; |OC|L_B[2]                                                                               ; |OC|L_B[2]                                                                               ; out              ;
; |OC|L_B[1]                                                                               ; |OC|L_B[1]                                                                               ; out              ;
; |OC|L_B[0]                                                                               ; |OC|L_B[0]                                                                               ; out              ;
; |OC|S_B[7]                                                                               ; |OC|S_B[7]                                                                               ; out              ;
; |OC|S_B[6]                                                                               ; |OC|S_B[6]                                                                               ; out              ;
; |OC|S_B[5]                                                                               ; |OC|S_B[5]                                                                               ; out              ;
; |OC|S_B[4]                                                                               ; |OC|S_B[4]                                                                               ; out              ;
; |OC|S_B[3]                                                                               ; |OC|S_B[3]                                                                               ; out              ;
; |OC|S_B[2]                                                                               ; |OC|S_B[2]                                                                               ; out              ;
; |OC|S_B[1]                                                                               ; |OC|S_B[1]                                                                               ; out              ;
; |OC|S_B[0]                                                                               ; |OC|S_B[0]                                                                               ; out              ;
; |OC|F_B[7]                                                                               ; |OC|F_B[7]                                                                               ; out              ;
; |OC|F_B[6]                                                                               ; |OC|F_B[6]                                                                               ; out              ;
; |OC|F_B[5]                                                                               ; |OC|F_B[5]                                                                               ; out              ;
; |OC|F_B[4]                                                                               ; |OC|F_B[4]                                                                               ; out              ;
; |OC|F_B[3]                                                                               ; |OC|F_B[3]                                                                               ; out              ;
; |OC|F_B[2]                                                                               ; |OC|F_B[2]                                                                               ; out              ;
; |OC|F_B[1]                                                                               ; |OC|F_B[1]                                                                               ; out              ;
; |OC|F_B[0]                                                                               ; |OC|F_B[0]                                                                               ; out              ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~17              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~17              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~35              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~35              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~53              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~53              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~77              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~77              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~85              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~85              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~92              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~92              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~94              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~94              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~100             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~100             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~102             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~102             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~113             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~113             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~121             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~121             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~126             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~126             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~128             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~128             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~130             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~130             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~14 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~14 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~136             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~136             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~138             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~138             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~72              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~72              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~74              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~74              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~76              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~76              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~8  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~8  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~82              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~82              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~84              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~84              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~95              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~95              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~103             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~103             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~107             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~107             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~108             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~108             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~110             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~110             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~112             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~112             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~118             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~118             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~120             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~120             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~143             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~143             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]    ; out0             ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                         ; Output Port Type ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+
; |OC|A[2]                                                                                 ; |OC|A[2]                                                                                 ; pin_out          ;
; |OC|A[0]                                                                                 ; |OC|A[0]                                                                                 ; pin_out          ;
; |OC|R_A[7]                                                                               ; |OC|R_A[7]                                                                               ; out              ;
; |OC|R_A[6]                                                                               ; |OC|R_A[6]                                                                               ; out              ;
; |OC|R_A[5]                                                                               ; |OC|R_A[5]                                                                               ; out              ;
; |OC|R_A[4]                                                                               ; |OC|R_A[4]                                                                               ; out              ;
; |OC|R_A[3]                                                                               ; |OC|R_A[3]                                                                               ; out              ;
; |OC|R_A[2]                                                                               ; |OC|R_A[2]                                                                               ; out              ;
; |OC|R_A[1]                                                                               ; |OC|R_A[1]                                                                               ; out              ;
; |OC|R_A[0]                                                                               ; |OC|R_A[0]                                                                               ; out              ;
; |OC|R_B[7]                                                                               ; |OC|R_B[7]                                                                               ; out              ;
; |OC|R_B[6]                                                                               ; |OC|R_B[6]                                                                               ; out              ;
; |OC|R_B[5]                                                                               ; |OC|R_B[5]                                                                               ; out              ;
; |OC|R_B[4]                                                                               ; |OC|R_B[4]                                                                               ; out              ;
; |OC|R_B[3]                                                                               ; |OC|R_B[3]                                                                               ; out              ;
; |OC|R_B[2]                                                                               ; |OC|R_B[2]                                                                               ; out              ;
; |OC|R_B[1]                                                                               ; |OC|R_B[1]                                                                               ; out              ;
; |OC|R_B[0]                                                                               ; |OC|R_B[0]                                                                               ; out              ;
; |OC|L_B[7]                                                                               ; |OC|L_B[7]                                                                               ; out              ;
; |OC|L_B[6]                                                                               ; |OC|L_B[6]                                                                               ; out              ;
; |OC|L_B[5]                                                                               ; |OC|L_B[5]                                                                               ; out              ;
; |OC|L_B[4]                                                                               ; |OC|L_B[4]                                                                               ; out              ;
; |OC|L_B[3]                                                                               ; |OC|L_B[3]                                                                               ; out              ;
; |OC|L_B[2]                                                                               ; |OC|L_B[2]                                                                               ; out              ;
; |OC|L_B[1]                                                                               ; |OC|L_B[1]                                                                               ; out              ;
; |OC|L_B[0]                                                                               ; |OC|L_B[0]                                                                               ; out              ;
; |OC|S_B[7]                                                                               ; |OC|S_B[7]                                                                               ; out              ;
; |OC|S_B[6]                                                                               ; |OC|S_B[6]                                                                               ; out              ;
; |OC|S_B[5]                                                                               ; |OC|S_B[5]                                                                               ; out              ;
; |OC|S_B[4]                                                                               ; |OC|S_B[4]                                                                               ; out              ;
; |OC|S_B[3]                                                                               ; |OC|S_B[3]                                                                               ; out              ;
; |OC|S_B[2]                                                                               ; |OC|S_B[2]                                                                               ; out              ;
; |OC|S_B[1]                                                                               ; |OC|S_B[1]                                                                               ; out              ;
; |OC|S_B[0]                                                                               ; |OC|S_B[0]                                                                               ; out              ;
; |OC|F_B[7]                                                                               ; |OC|F_B[7]                                                                               ; out              ;
; |OC|F_B[6]                                                                               ; |OC|F_B[6]                                                                               ; out              ;
; |OC|F_B[5]                                                                               ; |OC|F_B[5]                                                                               ; out              ;
; |OC|F_B[4]                                                                               ; |OC|F_B[4]                                                                               ; out              ;
; |OC|F_B[3]                                                                               ; |OC|F_B[3]                                                                               ; out              ;
; |OC|F_B[2]                                                                               ; |OC|F_B[2]                                                                               ; out              ;
; |OC|F_B[1]                                                                               ; |OC|F_B[1]                                                                               ; out              ;
; |OC|F_B[0]                                                                               ; |OC|F_B[0]                                                                               ; out              ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~17              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~17              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~35              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~35              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~53              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~53              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~77              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~77              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~85              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~85              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~92              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~92              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~94              ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~94              ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~100             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~100             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~102             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~102             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~113             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~113             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~121             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~121             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~126             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~126             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~128             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~128             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~130             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~130             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~14 ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~14 ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~136             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~136             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~138             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~138             ; out0             ;
; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; |OC|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~0               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~2               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~4               ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[7]~0  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~10              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~12              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~18              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~20              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~22              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~2  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~28              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~30              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~36              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~38              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~40              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~4  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~46              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~48              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~54              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~56              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~58              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~6  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~64              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~66              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~72              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~72              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~74              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~74              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~76              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~76              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~8  ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[3]~8  ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~82              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~82              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~84              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~84              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~95              ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~95              ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~103             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~103             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~107             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~107             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[2]    ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~108             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~108             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~110             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~110             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~112             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~112             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~12 ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~118             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~118             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~120             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~120             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~131             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~139             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~143             ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|_~143             ; out0             ;
; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]    ; |OC|lpm_mux_A41:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]    ; out0             ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Jun 30 22:13:48 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off OC -c OC
Info: Using vector source file "D:////CPU//OC/OC.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      56.71 %
Info: Number of transitions in simulation is 14739
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Thu Jun 30 22:13:48 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


