{"Source Block": ["serv/rtl/serv_csr.v@36:46@HdlIdDef", "    */\n\n   reg \t\t    mstatus;\n   reg \t\t    mstatus_mie;\n   reg \t\t    mie_mtie;\n   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n"], "Clone Blocks": [["serv/rtl/serv_csr.v@40:50", "   reg \t\t    mie_mtie;\n   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n   wire \tmcause;\n   reg [31:0] \tmtval;\n\n\n"], ["serv/rtl/serv_csr.v@38:48", "   reg \t\t    mstatus;\n   reg \t\t    mstatus_mie;\n   reg \t\t    mie_mtie;\n   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n   wire \tmcause;\n   reg [31:0] \tmtval;\n"], ["serv/rtl/serv_csr.v@34:44", "    342 mcause R\n    343 mtval\n    */\n\n   reg \t\t    mstatus;\n   reg \t\t    mstatus_mie;\n   reg \t\t    mie_mtie;\n   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n"], ["serv/rtl/serv_csr.v@43:53", "   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n   wire \tmcause;\n   reg [31:0] \tmtval;\n\n\n   wire \tcsr_in;\n   wire \tcsr_out;\n\n"], ["serv/rtl/serv_csr.v@35:45", "    343 mtval\n    */\n\n   reg \t\t    mstatus;\n   reg \t\t    mstatus_mie;\n   reg \t\t    mie_mtie;\n   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n"], ["serv/rtl/serv_csr.v@39:49", "   reg \t\t    mstatus_mie;\n   reg \t\t    mie_mtie;\n   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n   wire \tmcause;\n   reg [31:0] \tmtval;\n\n"], ["serv/rtl/serv_csr.v@42:52", "\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n   wire \tmcause;\n   reg [31:0] \tmtval;\n\n\n   wire \tcsr_in;\n   wire \tcsr_out;\n"], ["serv/rtl/serv_csr.v@41:51", "   reg [31:0] \t    mtvec    = 32'h0;\n\n   reg [31:0] \tmscratch;\n   reg [31:0] \tmepc;\n   reg \t\tmcause31;\n   reg [3:0] \tmcause3_0;\n   wire \tmcause;\n   reg [31:0] \tmtval;\n\n\n   wire \tcsr_in;\n"]], "Diff Content": {"Delete": [[41, "   reg [31:0] \t    mtvec    = 32'h0;\n"]], "Add": []}}