// Seed: 658076044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  output supply1 id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  input logic [7:0] id_1;
  assign id_2 = id_5 < id_4 ? id_5 : {id_4{-1'h0}} == !id_4;
  always @(id_1[1]) #1;
  assign id_2 = -1 > id_4;
  logic [-1 : id_4] id_6;
endmodule
