# ç¬¬7ç« ï¼šéªŒè¯ä¸æµ‹è¯•

## <a name="71"></a>7.1 éªŒè¯æ–¹æ³•å­¦æ¦‚è¿°

### 7.1.1 éªŒè¯çš„é‡è¦æ€§

åœ¨NPUè®¾è®¡ä¸­ï¼ŒéªŒè¯æ˜¯ç¡®ä¿è®¾è®¡æ­£ç¡®æ€§çš„å…³é”®ç¯èŠ‚ã€‚ç°ä»£NPUè®¾è®¡å¤æ‚åº¦æé«˜ï¼ŒåŒ…å«æ•°ç™¾ä¸‡ç”šè‡³æ•°åƒä¸‡ä¸ªé€»è¾‘é—¨ï¼Œä¼ ç»Ÿçš„ä»¿çœŸéªŒè¯æ–¹æ³•å·²æ— æ³•æ»¡è¶³éªŒè¯éœ€æ±‚ã€‚

**éªŒè¯é¢ä¸´çš„ä¸»è¦æŒ‘æˆ˜ï¼š**

1. **è®¾è®¡å¤æ‚åº¦æ€¥å‰§å¢é•¿**
   - NPUåŒ…å«å¤æ‚çš„è®¡ç®—é˜µåˆ—ã€å­˜å‚¨å±‚æ¬¡ç»“æ„å’Œæ§åˆ¶é€»è¾‘
   - å¤šå±‚æ¬¡çš„å¹¶è¡Œæ€§å¢åŠ äº†éªŒè¯çš„å›°éš¾

2. **éªŒè¯è¦†ç›–ç‡è¦æ±‚æé«˜**
   - åŠŸèƒ½è¦†ç›–ç‡ã€ä»£ç è¦†ç›–ç‡ã€æ–­è¨€è¦†ç›–ç‡ç­‰å¤šç»´åº¦è¦æ±‚
   - éœ€è¦è¾¾åˆ°99%ä»¥ä¸Šçš„è¦†ç›–ç‡æ‰èƒ½ç¡®ä¿è®¾è®¡è´¨é‡

3. **ä¸Šå¸‚æ—¶é—´å‹åŠ›**
   - éªŒè¯æ—¶é—´å æ•´ä¸ªè®¾è®¡å‘¨æœŸçš„60-70%
   - éœ€è¦å¹¶è¡ŒéªŒè¯ã€é‡ç”¨éªŒè¯IPæ¥ç¼©çŸ­å‘¨æœŸ

### 7.1.2 ç°ä»£éªŒè¯æ–¹æ³•å­¦

#### ç³»ç»Ÿçº§éªŒè¯ç­–ç•¥

ç°ä»£NPUéªŒè¯é‡‡ç”¨å¤šå±‚æ¬¡ã€å¤šæ–¹æ³•ç»“åˆçš„ç­–ç•¥ï¼š

| éªŒè¯å±‚æ¬¡ | éªŒè¯æ–¹æ³• | ä¸»è¦ç›®æ ‡ | è¦†ç›–ç‡è¦æ±‚ |
|---------|---------|---------|-----------|
| å•å…ƒçº§ | å®šå‘æµ‹è¯• | åŸºæœ¬åŠŸèƒ½éªŒè¯ | åŠŸèƒ½è¦†ç›–ç‡>95% |
| æ¨¡å—çº§ | éšæœºéªŒè¯ | æ¥å£åè®®éªŒè¯ | ä»£ç è¦†ç›–ç‡>98% |
| å­ç³»ç»Ÿçº§ | UVMéªŒè¯ | ç«¯åˆ°ç«¯åŠŸèƒ½ | åœºæ™¯è¦†ç›–ç‡>99% |
| ç³»ç»Ÿçº§ | å½¢å¼åŒ–éªŒè¯ | å…³é”®å±æ€§è¯æ˜ | æ•°å­¦è¯æ˜å®Œå¤‡ |

#### éªŒè¯ç¯å¢ƒæ¶æ„

```systemverilog
// NPUéªŒè¯ç¯å¢ƒé¡¶å±‚æ¶æ„
class npu_verification_env extends uvm_env;
    
    // éªŒè¯ç»„ä»¶
    npu_sequencer   m_sequencer;
    npu_driver      m_driver;
    npu_monitor     m_monitor;
    npu_scoreboard  m_scoreboard;
    npu_coverage    m_coverage;
    
    // æ¥å£VIP
    axi_vip         m_axi_vip;
    ddr_vip         m_ddr_vip;
    
    // é…ç½®å¯¹è±¡
    npu_config      m_config;
    
    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        // åˆ›å»ºéªŒè¯ç»„ä»¶
        m_sequencer = npu_sequencer::type_id::create("m_sequencer", this);
        m_driver = npu_driver::type_id::create("m_driver", this);
        m_monitor = npu_monitor::type_id::create("m_monitor", this);
        m_scoreboard = npu_scoreboard::type_id::create("m_scoreboard", this);
        m_coverage = npu_coverage::type_id::create("m_coverage", this);
        
        // åˆ›å»ºVIP
        m_axi_vip = axi_vip::type_id::create("m_axi_vip", this);
        m_ddr_vip = ddr_vip::type_id::create("m_ddr_vip", this);
        
        // è·å–é…ç½®
        if (!uvm_config_db#(npu_config)::get(this, "", "config", m_config))
            `uvm_fatal("CONFIG_ERROR", "Failed to get NPU config")
    endfunction
    
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        
        // è¿æ¥driverå’Œsequencer
        m_driver.seq_item_port.connect(m_sequencer.seq_item_export);
        
        // è¿æ¥monitoråˆ°scoreboard
        m_monitor.analysis_port.connect(m_scoreboard.analysis_export);
        m_monitor.analysis_port.connect(m_coverage.analysis_export);
    endfunction
    
endclass
```

## <a name="72"></a>7.2 åˆ¶å®šNPUéªŒè¯è®¡åˆ’

### 7.2.1 éªŒè¯è®¡åˆ’çš„é‡è¦æ€§

éªŒè¯è®¡åˆ’æ˜¯æŒ‡å¯¼æ•´ä¸ªéªŒè¯å·¥ä½œçš„çº²é¢†æ€§æ–‡æ¡£ï¼Œå®šä¹‰äº†éªŒè¯çš„ç›®æ ‡ã€èŒƒå›´ã€ç­–ç•¥å’Œèµ„æºåˆ†é…ã€‚ä¸€ä¸ªå®Œå–„çš„éªŒè¯è®¡åˆ’èƒ½å¤Ÿç¡®ä¿éªŒè¯å·¥ä½œçš„ç³»ç»Ÿæ€§å’Œå®Œæ•´æ€§ã€‚

åœ¨NPUéªŒè¯é¢†åŸŸï¼Œä¸šç•Œæœ‰ä¸€ä¸ªè‘—åçš„ç»éªŒæ³•åˆ™ï¼š"éªŒè¯å·¥ä½œé‡é€šå¸¸å æ•´ä¸ªé¡¹ç›®çš„60-70%"ã€‚è¿™ä¸ªæ•°å­—åœ¨NPUè¿™æ ·çš„å¤æ‚ç³»ç»Ÿä¸­å¯èƒ½æ›´é«˜ã€‚ä¾‹å¦‚ï¼ŒGoogle TPUçš„éªŒè¯å›¢é˜Ÿè§„æ¨¡æ˜¯è®¾è®¡å›¢é˜Ÿçš„1.5-2å€ï¼Œè€Œä¸”éªŒè¯å‘¨æœŸé€šå¸¸æ¯”è®¾è®¡å‘¨æœŸè¿˜è¦é•¿3-6ä¸ªæœˆã€‚

**éªŒè¯é¢ä¸´çš„ç‰¹æ®ŠæŒ‘æˆ˜ï¼š**

1. **æ·±åº¦å­¦ä¹ ç®—æ³•çš„å¿«é€Ÿæ¼”è¿›** - æ–°çš„ç½‘ç»œç»“æ„å±‚å‡ºä¸ç©·
2. **æ•°æ®ç²¾åº¦çš„å¤šæ ·æ€§** - ä»INT4åˆ°FP32çš„å„ç§æ•°æ®ç±»å‹
3. **å·¨å¤§çš„é…ç½®ç©ºé—´** - å„ç§å·ç§¯æ ¸å¤§å°ã€æ­¥é•¿ã€å¡«å……ç­‰å‚æ•°ç»„åˆ
4. **å¹¶è¡Œè®¡ç®—çš„å¤æ‚æ€§** - æµ·é‡æ•°æ®çš„åŒæ­¥å’Œåè°ƒ

### 7.2.2 éªŒè¯ç›®æ ‡ä¸èŒƒå›´å®šä¹‰

å®šä¹‰æ¸…æ™°çš„éªŒè¯ç›®æ ‡å’ŒèŒƒå›´æ˜¯æˆåŠŸéªŒè¯çš„ç¬¬ä¸€æ­¥ã€‚è¿™å°±åƒæ˜¯åœ¨åœ°å›¾ä¸Šåˆ’å®šæ¢ç´¢åŒºåŸŸâ€”â€”å¦‚æœèŒƒå›´å¤ªå¤§ï¼Œèµ„æºä¼šè¢«ç¨€é‡Šï¼›å¦‚æœèŒƒå›´å¤ªå°ï¼Œå¯èƒ½ä¼šé—æ¼é‡è¦çš„é£é™©ç‚¹ã€‚

> **ğŸ“‹ NPUéªŒè¯è®¡åˆ’æ¨¡æ¿**
>
> **é¡¹ç›®æ¦‚è¿°ï¼š**
> - NPUæ¶æ„æè¿°ï¼ˆè®¡ç®—æ ¸å¿ƒæ•°é‡ã€å­˜å‚¨å±‚æ¬¡ã€äº’è¿æ‹“æ‰‘ï¼‰
> - ç›®æ ‡åº”ç”¨åœºæ™¯ï¼ˆè¾¹ç¼˜æ¨ç†ã€æ•°æ®ä¸­å¿ƒè®­ç»ƒç­‰ï¼‰
> - å…³é”®æ€§èƒ½æŒ‡æ ‡ï¼ˆTOPSã€åŠŸè€—ã€é¢ç§¯ï¼‰
>
> **éªŒè¯èŒƒå›´å®šä¹‰ï¼š**
> - åŠŸèƒ½éªŒè¯ï¼šæŒ‡ä»¤é›†ã€æ•°æ®æµã€æ§åˆ¶é€»è¾‘
> - æ€§èƒ½éªŒè¯ï¼šååé‡ã€å»¶è¿Ÿã€å¸¦å®½åˆ©ç”¨ç‡
> - åŠŸè€—éªŒè¯ï¼šåŠ¨æ€åŠŸè€—ã€é™æ€åŠŸè€—ã€åŠŸè€—ç®¡ç†
> - å…¼å®¹æ€§éªŒè¯ï¼šè½¯ä»¶æ ˆã€ç¼–è¯‘å™¨ã€é©±åŠ¨ç¨‹åº
>
> **éªŒè¯è¾¹ç•Œï¼š**
> - åŒ…å«çš„æ¨¡å—ï¼šMACé˜µåˆ—ã€DMAæ§åˆ¶å™¨ã€è°ƒåº¦å™¨ã€äº’è¿
> - æ’é™¤çš„æ¨¡å—ï¼šå¤–éƒ¨DDRæ§åˆ¶å™¨ã€PCIeæ¥å£ï¼ˆå‡è®¾å·²éªŒè¯ï¼‰
> - é…ç½®èŒƒå›´ï¼šæ”¯æŒçš„æ•°æ®ç±»å‹ã€æ‰¹å¤„ç†å¤§å°ã€ç½‘ç»œå±‚ç±»å‹

### 7.2.3 éªŒè¯ç­–ç•¥ä¸æ–¹æ³•é€‰æ‹©

é€‰æ‹©åˆé€‚çš„éªŒè¯ç­–ç•¥å°±åƒæ˜¯é€‰æ‹©æ­¦å™¨â€”â€”ä¸åŒçš„æŒ‘æˆ˜éœ€è¦ä¸åŒçš„å·¥å…·ã€‚NPUéªŒè¯çš„ç‰¹æ®Šæ€§åœ¨äºå®ƒæ¶µç›–äº†ä»åº•å±‚ç¡¬ä»¶åˆ°ä¸Šå±‚è½¯ä»¶çš„æ•´ä¸ªæ ˆã€‚

**éªŒè¯ç­–ç•¥é‡‘å­—å¡”ï¼š**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ç³»ç»Ÿçº§éªŒè¯      â”‚ â† è½¯ç¡¬ä»¶ååŒã€çœŸå®åº”ç”¨
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  å­ç³»ç»ŸéªŒè¯      â”‚ â† å¤šæ¨¡å—é›†æˆã€æ•°æ®æµ
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
â”‚   æ¨¡å—éªŒè¯       â”‚ â† UVMç¯å¢ƒã€åŠŸèƒ½è¦†ç›–
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   å•å…ƒéªŒè¯       â”‚ â† å½¢å¼åŒ–éªŒè¯ã€å®šå‘æµ‹è¯•
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**æ–¹æ³•é€‰æ‹©å‡†åˆ™ï¼š**
- **å½¢å¼åŒ–éªŒè¯ï¼š** é€‚ç”¨äºæ§åˆ¶å¯†é›†å‹æ¨¡å—ï¼ˆå¦‚ä»²è£å™¨ã€FSMï¼‰
- **çº¦æŸéšæœºéªŒè¯ï¼š** é€‚ç”¨äºæ•°æ®è·¯å¾„å’Œé…ç½®ç©ºé—´å¤§çš„æ¨¡å—
- **å®šå‘æµ‹è¯•ï¼š** é€‚ç”¨äºç‰¹å®šåœºæ™¯å’Œè¾¹ç•Œæ¡ä»¶
- **ç¡¬ä»¶åŠ é€Ÿï¼š** é€‚ç”¨äºç³»ç»Ÿçº§æ€§èƒ½éªŒè¯å’Œè½¯ä»¶å¼€å‘

### 7.2.4 è¦†ç›–ç‡é©±åŠ¨çš„éªŒè¯

è¦†ç›–ç‡é©±åŠ¨éªŒè¯ï¼ˆCoverage-Driven Verificationï¼‰æ˜¯ç°ä»£éªŒè¯æ–¹æ³•å­¦çš„æ ¸å¿ƒã€‚å®ƒçš„åŸºæœ¬ç†å¿µæ˜¯ï¼š"ä½ æ— æ³•æ”¹è¿›ä½ ä¸èƒ½æµ‹é‡çš„ä¸œè¥¿"ã€‚è¦†ç›–ç‡å°±åƒæ˜¯éªŒè¯å·¥ä½œçš„"ä»ªè¡¨ç›˜"ï¼Œå‘Šè¯‰æˆ‘ä»¬å·²ç»æ¢ç´¢äº†è®¾è®¡ç©ºé—´çš„å“ªäº›éƒ¨åˆ†ï¼Œè¿˜æœ‰å“ªäº›"ç›²åŒº"ã€‚

**è¦†ç›–ç‡ç±»å‹ï¼š**

| è¦†ç›–ç‡ç±»å‹ | å®šä¹‰ | NPUä¸­çš„åº”ç”¨ | ç›®æ ‡ |
|-----------|------|------------|------|
| ä»£ç è¦†ç›–ç‡ | æ‰§è¡Œçš„ä»£ç è¡Œ/åˆ†æ”¯ç™¾åˆ†æ¯” | æ§åˆ¶é€»è¾‘éªŒè¯ | >98% |
| åŠŸèƒ½è¦†ç›–ç‡ | åŠŸèƒ½ç‚¹/åœºæ™¯è¦†ç›–ç™¾åˆ†æ¯” | æŒ‡ä»¤é›†ã€æ•°æ®æµéªŒè¯ | >99% |
| æ–­è¨€è¦†ç›–ç‡ | è§¦å‘çš„æ–­è¨€ç™¾åˆ†æ¯” | æ¥å£åè®®éªŒè¯ | 100% |
| äº¤å‰è¦†ç›–ç‡ | å‚æ•°ç»„åˆè¦†ç›–ç™¾åˆ†æ¯” | é…ç½®ç©ºé—´éªŒè¯ | >95% |

```systemverilog
// NPUåŠŸèƒ½è¦†ç›–ç‡å®šä¹‰ç¤ºä¾‹
covergroup npu_operation_cg @(posedge clk);
    
    // æ“ä½œç±»å‹è¦†ç›–
    operation_type: coverpoint op_type {
        bins conv2d = {CONV2D};
        bins matmul = {MATMUL};
        bins pool   = {POOL};
        bins relu   = {RELU};
        bins add    = {ADD};
        bins mul    = {MUL};
    }
    
    // æ•°æ®ç±»å‹è¦†ç›–
    data_type: coverpoint dtype {
        bins int8   = {INT8};
        bins int16  = {INT16};
        bins fp16   = {FP16};
        bins fp32   = {FP32};
    }
    
    // å¼ é‡å½¢çŠ¶è¦†ç›–
    tensor_shape: coverpoint {batch, height, width, channel} {
        bins small  = {[1:4], [1:32], [1:32], [1:64]};
        bins medium = {[1:16], [33:224], [33:224], [65:512]};
        bins large  = {[17:64], [225:1024], [225:1024], [513:2048]};
    }
    
    // äº¤å‰è¦†ç›–ï¼šæ“ä½œç±»å‹ä¸æ•°æ®ç±»å‹çš„ç»„åˆ
    op_dtype_cross: cross operation_type, data_type {
        ignore_bins unsupported = binsof(operation_type.pool) && 
                                  binsof(data_type.fp32);
    }
    
    // äº¤å‰è¦†ç›–ï¼šæ•°æ®ç±»å‹ä¸å¼ é‡å½¢çŠ¶çš„ç»„åˆ
    dtype_shape_cross: cross data_type, tensor_shape;
    
endgroup
```

## <a name="73"></a>7.3 UVMéªŒè¯ç¯å¢ƒæ„å»º

### 7.3.1 UVMåœ¨NPUéªŒè¯ä¸­çš„åº”ç”¨

UVMï¼ˆUniversal Verification Methodologyï¼‰æä¾›äº†æ ‡å‡†åŒ–çš„éªŒè¯ç»„ä»¶å’Œå¯é‡ç”¨çš„éªŒè¯ç¯å¢ƒæ¶æ„ã€‚åœ¨NPUéªŒè¯ä¸­ï¼ŒUVMå°±åƒæ˜¯ä¸€ä¸ªç²¾å¯†çš„å·¥å‚æµæ°´çº¿â€”â€”å®ƒèƒ½å¤ŸæŒç»­ä¸æ–­åœ°ç”Ÿäº§æµ‹è¯•ç”¨ä¾‹ï¼Œæ‰§è¡Œæµ‹è¯•ï¼Œæ”¶é›†ç»“æœï¼Œå¹¶åˆ†æè¦†ç›–ç‡ã€‚

NPUçš„UVMç¯å¢ƒè®¾è®¡é¢ä¸´ç€ç‹¬ç‰¹çš„æŒ‘æˆ˜ã€‚ä¸ä¼ ç»Ÿå¤„ç†å™¨ä¸åŒï¼ŒNPUçš„è¾“å…¥ä¸æ˜¯æŒ‡ä»¤æµï¼Œè€Œæ˜¯å¤§é‡çš„å¼ é‡æ•°æ®ã€‚è¿™æ„å‘³ç€æˆ‘ä»¬éœ€è¦åˆ›å»ºèƒ½å¤Ÿç”Ÿæˆå„ç§å¤§å°ã€å½¢çŠ¶å’Œæ•°æ®åˆ†å¸ƒçš„æµ‹è¯•æ¿€åŠ±ã€‚

### 7.3.2 NPUéªŒè¯ç¯å¢ƒæ¶æ„

```systemverilog
// NPUå·ç§¯æ¨¡å—çš„é«˜çº§UVMæµ‹è¯•ç¯å¢ƒ
class conv_sequence_item extends uvm_sequence_item;
    `uvm_object_utils(conv_sequence_item)
    
    // è¾“å…¥æ•°æ®
    rand bit [7:0] input_data[];
    rand bit [7:0] weight_data[];
    rand int kernel_size;
    rand int stride;
    rand int padding;
    
    // é”™è¯¯æ³¨å…¥æ§åˆ¶
    rand bit enable_error_injection;
    rand error_type_e error_type;
    rand int error_location;
    
    // é”™è¯¯ç±»å‹å®šä¹‰
    typedef enum {
        NO_ERROR,
        DATA_CORRUPTION,      // æ•°æ®æŸå
        WEIGHT_CORRUPTION,    // æƒé‡æŸå
        OVERFLOW_ERROR,       // æº¢å‡ºé”™è¯¯
        BUS_ERROR,           // æ€»çº¿é”™è¯¯
        MEMORY_ECC_ERROR     // å†…å­˜ECCé”™è¯¯
    } error_type_e;
    
    // çº¦æŸ
    constraint valid_params_c {
        kernel_size inside {1, 3, 5, 7};
        stride inside {1, 2, 4};
        padding inside {0, 1, 2, 3};
        input_data.size() == 224*224*3;  // å‡è®¾è¾“å…¥æ˜¯224x224x3
        weight_data.size() == kernel_size*kernel_size*3*64;  // è¾“å‡º64é€šé“
    }
    
    // é”™è¯¯æ³¨å…¥çº¦æŸ
    constraint error_injection_c {
        enable_error_injection dist {0 := 90, 1 := 10};  // 10%æ¦‚ç‡æ³¨å…¥é”™è¯¯
        if (enable_error_injection) {
            error_type dist {
                NO_ERROR := 0,
                DATA_CORRUPTION := 30,
                WEIGHT_CORRUPTION := 20,
                OVERFLOW_ERROR := 20,
                BUS_ERROR := 20,
                MEMORY_ECC_ERROR := 10
            };
            error_location inside {[0:input_data.size()-1]};
        } else {
            error_type == NO_ERROR;
        }
    }
    
    function new(string name = "conv_sequence_item");
        super.new(name);
    endfunction
    
    // åéšæœºåŒ–å¤„ç†
    function void post_randomize();
        // æ ¹æ®é”™è¯¯ç±»å‹æ³¨å…¥é”™è¯¯
        if (enable_error_injection) begin
            case (error_type)
                DATA_CORRUPTION: begin
                    // éšæœºç¿»è½¬æ•°æ®ä¸­çš„å‡ ä¸ªæ¯”ç‰¹
                    for (int i = 0; i < 5; i++) begin
                        int idx = $urandom_range(0, input_data.size()-1);
                        input_data[idx] = input_data[idx] ^ (1 << $urandom_range(0, 7));
                    end
                end
                WEIGHT_CORRUPTION: begin
                    // å°†æŸäº›æƒé‡è®¾ç½®ä¸ºæå€¼
                    for (int i = 0; i < 10; i++) begin
                        int idx = $urandom_range(0, weight_data.size()-1);
                        weight_data[idx] = $urandom_range(0, 1) ? 8'hFF : 8'h00;
                    end
                end
            endcase
        end
    endfunction
endclass
```

### 7.3.3 å¢å¼ºå‹Driverè®¾è®¡

```systemverilog
// å¢å¼ºå‹å·ç§¯æ¨¡å—Driverï¼ˆæ”¯æŒé”™è¯¯æ³¨å…¥ï¼‰
class conv_driver extends uvm_driver #(conv_sequence_item);
    `uvm_component_utils(conv_driver)
    
    virtual conv_if vif;
    int error_count = 0;
    
    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    task run_phase(uvm_phase phase);
        forever begin
            seq_item_port.get_next_item(req);
            drive_transaction(req);
            seq_item_port.item_done();
        end
    endtask
    
    task drive_transaction(conv_sequence_item trans);
        // é…ç½®å·ç§¯å‚æ•°
        vif.kernel_size <= trans.kernel_size;
        vif.stride <= trans.stride;
        vif.padding <= trans.padding;
        @(posedge vif.clk);
        
        // æ ¹æ®é”™è¯¯ç±»å‹æ³¨å…¥æ€»çº¿é”™è¯¯
        if (trans.enable_error_injection && trans.error_type == conv_sequence_item::BUS_ERROR) begin
            inject_bus_error();
        end
        
        // åŠ è½½æƒé‡ï¼ˆå¯èƒ½æ³¨å…¥ECCé”™è¯¯ï¼‰
        vif.weight_valid <= 1'b1;
        foreach(trans.weight_data[i]) begin
            vif.weight_data <= trans.weight_data[i];
            
            // æ³¨å…¥å†…å­˜ECCé”™è¯¯
            if (trans.enable_error_injection && 
                trans.error_type == conv_sequence_item::MEMORY_ECC_ERROR &&
                i == trans.error_location) begin
                vif.mem_ecc_error <= 1'b1;
                `uvm_info("DRIVER", $sformatf("Injecting ECC error at weight[%0d]", i), UVM_LOW)
            end else begin
                vif.mem_ecc_error <= 1'b0;
            end
            
            @(posedge vif.clk);
        end
        vif.weight_valid <= 1'b0;
        vif.mem_ecc_error <= 1'b0;
        
        // è¾“å…¥æ•°æ®ï¼ˆå¯èƒ½æ³¨å…¥æº¢å‡ºï¼‰
        vif.data_valid <= 1'b1;
        foreach(trans.input_data[i]) begin
            vif.input_data <= trans.input_data[i];
            
            // æ³¨å…¥æº¢å‡ºé”™è¯¯
            if (trans.enable_error_injection && 
                trans.error_type == conv_sequence_item::OVERFLOW_ERROR &&
                i % 100 == 0) begin
                vif.force_overflow <= 1'b1;
                `uvm_info("DRIVER", "Forcing accumulator overflow", UVM_LOW)
            end else begin
                vif.force_overflow <= 1'b0;
            end
            
            @(posedge vif.clk);
        end
        vif.data_valid <= 1'b0;
        vif.force_overflow <= 1'b0;
        
        // è®°å½•é”™è¯¯æ³¨å…¥ç»Ÿè®¡
        if (trans.enable_error_injection) begin
            error_count++;
            `uvm_info("DRIVER", $sformatf("Total errors injected: %0d", error_count), UVM_MEDIUM)
        end
    endtask
    
    // æ³¨å…¥æ€»çº¿é”™è¯¯
    task inject_bus_error();
        `uvm_info("DRIVER", "Injecting AXI bus error", UVM_LOW)
        vif.axi_error_inject <= 1'b1;
        @(posedge vif.clk);
        vif.axi_error_inject <= 1'b0;
    endtask
    
endclass
```

### 7.3.4 æ™ºèƒ½Monitorè®¾è®¡

Monitoræ˜¯éªŒè¯ç¯å¢ƒçš„"çœ¼ç›"ï¼Œè´Ÿè´£è§‚å¯Ÿè®¾è®¡çš„è¡Œä¸ºå¹¶æ”¶é›†æ•°æ®ã€‚åœ¨NPUéªŒè¯ä¸­ï¼ŒMonitoréœ€è¦å¤„ç†å¤§é‡çš„å¹¶è¡Œæ•°æ®æµã€‚

```systemverilog
// æ™ºèƒ½NPU Monitorè®¾è®¡
class npu_monitor extends uvm_monitor;
    `uvm_component_utils(npu_monitor)
    
    virtual npu_if vif;
    uvm_analysis_port #(conv_sequence_item) analysis_port;
    
    // æ€§èƒ½è®¡æ•°å™¨
    int total_operations = 0;
    int error_detected = 0;
    real average_latency = 0;
    real peak_throughput = 0;
    
    // æ•°æ®å®Œæ•´æ€§æ£€æŸ¥
    bit [31:0] checksum_input = 0;
    bit [31:0] checksum_output = 0;
    
    function new(string name, uvm_component parent);
        super.new(name, parent);
        analysis_port = new("analysis_port", this);
    endfunction
    
    task run_phase(uvm_phase phase);
        fork
            monitor_data_flow();
            monitor_performance();
            monitor_error_signals();
            monitor_power_events();
        join
    endtask
    
    // ç›‘æ§æ•°æ®æµ
    task monitor_data_flow();
        conv_sequence_item trans;
        forever begin
            @(posedge vif.clk);
            
            if (vif.start_conv) begin
                trans = conv_sequence_item::type_id::create("trans");
                
                // æ”¶é›†è¾“å…¥æ•°æ®
                collect_input_data(trans);
                
                // ç­‰å¾…è®¡ç®—å®Œæˆ
                wait(vif.conv_done);
                
                // æ”¶é›†è¾“å‡ºæ•°æ®
                collect_output_data(trans);
                
                // æ•°æ®å®Œæ•´æ€§æ£€æŸ¥
                verify_data_integrity(trans);
                
                // å‘é€åˆ°scoreboard
                analysis_port.write(trans);
                
                total_operations++;
            end
        end
    endtask
    
    // ç›‘æ§æ€§èƒ½æŒ‡æ ‡
    task monitor_performance();
        time start_time, end_time;
        int cycle_count = 0;
        
        forever begin
            @(posedge vif.clk);
            
            if (vif.start_conv) begin
                start_time = $time;
                cycle_count = 0;
            end
            
            if (vif.conv_done) begin
                end_time = $time;
                cycle_count++;
                
                // è®¡ç®—å»¶è¿Ÿ
                real latency = (end_time - start_time) / 1ns;
                average_latency = (average_latency * (total_operations - 1) + latency) / total_operations;
                
                // è®¡ç®—ååé‡
                real current_throughput = 1.0 / latency * 1000; // æ¯ç§’æ“ä½œæ•°
                if (current_throughput > peak_throughput)
                    peak_throughput = current_throughput;
                
                `uvm_info("MONITOR", $sformatf("Op %0d: Latency=%.2f ns, Throughput=%.2f ops/s", 
                         total_operations, latency, current_throughput), UVM_LOW)
            end
        end
    endtask
    
    // ç›‘æ§é”™è¯¯ä¿¡å·
    task monitor_error_signals();
        forever begin
            @(posedge vif.clk);
            
            if (vif.overflow_error) begin
                `uvm_error("MONITOR", "Arithmetic overflow detected")
                error_detected++;
            end
            
            if (vif.underflow_error) begin
                `uvm_error("MONITOR", "Arithmetic underflow detected") 
                error_detected++;
            end
            
            if (vif.memory_error) begin
                `uvm_error("MONITOR", "Memory access error detected")
                error_detected++;
            end
            
            if (vif.protocol_error) begin
                `uvm_error("MONITOR", "Bus protocol violation detected")
                error_detected++;
            end
        end
    endtask
    
    // ç›‘æ§åŠŸè€—äº‹ä»¶
    task monitor_power_events();
        forever begin
            @(posedge vif.clk);
            
            if (vif.power_gating_event) begin
                `uvm_info("MONITOR", "Power gating event detected", UVM_MEDIUM)
            end
            
            if (vif.clock_gating_event) begin
                `uvm_info("MONITOR", "Clock gating event detected", UVM_MEDIUM)
            end
            
            if (vif.dvfs_event) begin
                `uvm_info("MONITOR", "DVFS transition detected", UVM_MEDIUM)
            end
        end
    endtask
    
    // æ•°æ®å®Œæ•´æ€§éªŒè¯
    function void verify_data_integrity(conv_sequence_item trans);
        // è®¡ç®—è¾“å…¥æ•°æ®æ ¡éªŒå’Œ
        checksum_input = 0;
        foreach(trans.input_data[i]) begin
            checksum_input += trans.input_data[i];
        end
        
        // éªŒè¯è¾“å‡ºæ•°æ®çš„åˆç†æ€§
        foreach(trans.output_data[i]) begin
            if (trans.output_data[i] > 16'h7FFF) begin
                `uvm_warning("MONITOR", $sformatf("Suspicious large output value: %h", trans.output_data[i]))
            end
        end
    endfunction
    
    // ç”Ÿæˆæœ€ç»ˆæŠ¥å‘Š
    function void report_phase(uvm_phase phase);
        `uvm_info("MONITOR", "=== NPU Verification Statistics ===", UVM_NONE)
        `uvm_info("MONITOR", $sformatf("Total Operations: %0d", total_operations), UVM_NONE)
        `uvm_info("MONITOR", $sformatf("Errors Detected: %0d", error_detected), UVM_NONE) 
        `uvm_info("MONITOR", $sformatf("Average Latency: %.2f ns", average_latency), UVM_NONE)
        `uvm_info("MONITOR", $sformatf("Peak Throughput: %.2f ops/s", peak_throughput), UVM_NONE)
        
        if (error_detected > 0) begin
            `uvm_error("MONITOR", "Verification completed with errors!")
        end else begin
            `uvm_info("MONITOR", "Verification completed successfully!", UVM_NONE)
        end
    endfunction
    
endclass
```

### 7.3.5 é«˜çº§Scoreboardè®¾è®¡

```systemverilog
// é¢„æµ‹å‹Scoreboardï¼ŒåŒ…å«ç¡¬ä»¶åŠ é€Ÿçš„å‚è€ƒæ¨¡å‹
class npu_scoreboard extends uvm_scoreboard;
    `uvm_component_utils(npu_scoreboard)
    
    uvm_analysis_export #(conv_sequence_item) analysis_export;
    uvm_tlm_analysis_fifo #(conv_sequence_item) analysis_fifo;
    
    // å‚è€ƒæ¨¡å‹ï¼ˆå¯ä»¥æ˜¯è½¯ä»¶æ¨¡å‹æˆ–ç¡¬ä»¶åŠ é€Ÿæ¨¡å‹ï¼‰
    npu_reference_model ref_model;
    
    // æ¯”è¾ƒç»Ÿè®¡
    int total_comparisons = 0;
    int mismatches = 0;
    real max_error = 0.0;
    real average_error = 0.0;
    
    // è¯¯å·®å®¹å¿åº¦ï¼ˆå¯¹äºé‡åŒ–è®¡ç®—ï¼‰
    real error_tolerance = 0.01;  // 1%è¯¯å·®å®¹å¿åº¦
    
    function new(string name, uvm_component parent);
        super.new(name, parent);
        analysis_export = new("analysis_export", this);
        analysis_fifo = new("analysis_fifo", this);
    endfunction
    
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        ref_model = npu_reference_model::type_id::create("ref_model", this);
    endfunction
    
    function void connect_phase(uvm_phase phase);
        analysis_export.connect(analysis_fifo.analysis_export);
    endfunction
    
    task run_phase(uvm_phase phase);
        conv_sequence_item trans;
        forever begin
            analysis_fifo.get(trans);
            check_transaction(trans);
        end
    endtask
    
    // æ£€æŸ¥å•ä¸ªtransaction
    function void check_transaction(conv_sequence_item trans);
        conv_sequence_item expected_trans;
        real error_percentage;
        
        // ä½¿ç”¨å‚è€ƒæ¨¡å‹è®¡ç®—æœŸæœ›ç»“æœ
        expected_trans = ref_model.predict(trans);
        
        // æ¯”è¾ƒç»“æœ
        foreach(trans.output_data[i]) begin
            real actual = $itor(trans.output_data[i]);
            real expected = $itor(expected_trans.output_data[i]);
            real error = abs(actual - expected) / (expected + 0.001); // é¿å…é™¤é›¶
            
            if (error > error_tolerance) begin
                `uvm_error("SCOREBOARD", 
                    $sformatf("Mismatch at output[%0d]: Expected=%0d, Actual=%0d, Error=%.2f%%", 
                             i, expected_trans.output_data[i], trans.output_data[i], error*100))
                mismatches++;
            end
            
            // æ›´æ–°ç»Ÿè®¡ä¿¡æ¯
            if (error > max_error) max_error = error;
            average_error = (average_error * total_comparisons + error) / (total_comparisons + 1);
        end
        
        total_comparisons++;
        
        // ç‰¹æ®Šæ£€æŸ¥ï¼šé‡åŒ–è¯¯å·®åˆ†æ
        if (trans.data_type == INT8) begin
            analyze_quantization_error(trans, expected_trans);
        end
        
        `uvm_info("SCOREBOARD", $sformatf("Transaction %0d checked. Max error: %.4f%%", 
                 total_comparisons, max_error*100), UVM_HIGH)
    endfunction
    
    // é‡åŒ–è¯¯å·®åˆ†æ
    function void analyze_quantization_error(conv_sequence_item actual, conv_sequence_item expected);
        int histogram[10]; // è¯¯å·®åˆ†å¸ƒç›´æ–¹å›¾
        
        foreach(actual.output_data[i]) begin
            real error = abs($itor(actual.output_data[i]) - $itor(expected.output_data[i])) / 
                         ($itor(expected.output_data[i]) + 0.001);
            
            int bucket = error * 1000; // è½¬æ¢ä¸ºåƒåˆ†æ¯”
            if (bucket < 10) histogram[bucket]++;
        end
        
        // è¾“å‡ºé‡åŒ–è¯¯å·®åˆ†æ
        `uvm_info("SCOREBOARD", "Quantization Error Distribution:", UVM_MEDIUM)
        for (int i = 0; i < 10; i++) begin
            if (histogram[i] > 0) begin
                `uvm_info("SCOREBOARD", $sformatf("  %0d.%0d-%0d.%0d%%: %0d samples", 
                         i/10, i%10, (i+1)/10, (i+1)%10, histogram[i]), UVM_MEDIUM)
            end
        end
    endfunction
    
    function void report_phase(uvm_phase phase);
        `uvm_info("SCOREBOARD", "=== Scoreboard Final Report ===", UVM_NONE)
        `uvm_info("SCOREBOARD", $sformatf("Total Comparisons: %0d", total_comparisons), UVM_NONE)
        `uvm_info("SCOREBOARD", $sformatf("Mismatches: %0d (%.2f%%)", mismatches, 
                 mismatches*100.0/total_comparisons), UVM_NONE)
        `uvm_info("SCOREBOARD", $sformatf("Max Error: %.4f%%", max_error*100), UVM_NONE)
        `uvm_info("SCOREBOARD", $sformatf("Average Error: %.4f%%", average_error*100), UVM_NONE)
        
        if (mismatches == 0) begin
            `uvm_info("SCOREBOARD", "âœ“ All comparisons passed!", UVM_NONE)
        end else begin
            `uvm_error("SCOREBOARD", "âœ— Verification failed with mismatches!")
        end
    endfunction
    
endclass
```

## <a name="74"></a>7.4 å½¢å¼åŒ–éªŒè¯

### 7.4.1 å½¢å¼åŒ–éªŒè¯åœ¨NPUä¸­çš„åº”ç”¨

å½¢å¼åŒ–éªŒè¯ä½¿ç”¨æ•°å­¦æ–¹æ³•è¯æ˜è®¾è®¡çš„æ­£ç¡®æ€§ï¼Œç‰¹åˆ«é€‚ç”¨äºå…³é”®æ§åˆ¶é€»è¾‘çš„éªŒè¯ã€‚

```systemverilog
// NPUä»²è£å™¨çš„å½¢å¼åŒ–éªŒè¯å±æ€§
module npu_arbiter_properties(
    input clk,
    input rstn,
    input [3:0] request,
    input [3:0] grant,
    input [1:0] grant_id
);

// å±æ€§1ï¼šäº’æ–¥æ€§ - åŒæ—¶åªèƒ½æœ‰ä¸€ä¸ªgrantæœ‰æ•ˆ
property mutual_exclusion;
    @(posedge clk) disable iff (!rstn)
    $onehot0(grant);  // æœ€å¤šä¸€ä¸ªbitä¸º1
endproperty
assert_mutual_exclusion: assert property(mutual_exclusion)
    else `uvm_error("FORMAL", "Multiple grants active simultaneously")

// å±æ€§2ï¼šæ´»è·ƒæ€§ - æœ‰è¯·æ±‚å¿…é¡»æœ‰å“åº”
property liveness;
    @(posedge clk) disable iff (!rstn)
    |request |-> ##[1:10] |grant;  // è¯·æ±‚å1-10ä¸ªå‘¨æœŸå†…å¿…é¡»æœ‰grant
endproperty
assert_liveness: assert property(liveness)
    else `uvm_error("FORMAL", "Request not granted within timeout")

// å±æ€§3ï¼šå…¬å¹³æ€§ - é•¿æœŸæ¥çœ‹å„è¯·æ±‚è€…è·å¾—å…¬å¹³æœåŠ¡
property fairness;
    @(posedge clk) disable iff (!rstn)
    request[0] && !grant[0] |-> ##[1:20] grant[0];
endproperty
assert_fairness_0: assert property(fairness)
    else `uvm_error("FORMAL", "Request 0 starved")

// å±æ€§4ï¼šgrant_idçš„æ­£ç¡®æ€§
property grant_id_correct;
    @(posedge clk) disable iff (!rstn)
    grant[0] |-> grant_id == 0;
endproperty
assert_grant_id_0: assert property(grant_id_correct)
    else `uvm_error("FORMAL", "Grant ID mismatch for request 0")

// é‡å¤ä¸ºå…¶ä»–è¯·æ±‚è€…å®šä¹‰ç±»ä¼¼å±æ€§...

// è¦†ç›–ç‡å±æ€§ - ç¡®ä¿æ‰€æœ‰è¯·æ±‚è€…éƒ½è¢«æµ‹è¯•åˆ°
cover_all_requesters: cover property(
    @(posedge clk) disable iff (!rstn)
    (grant[0] ##1 grant[1] ##1 grant[2] ##1 grant[3])
);

endmodule
```

### 7.4.2 MACé˜µåˆ—æ•°æ®æµå½¢å¼åŒ–éªŒè¯

```systemverilog
// MACé˜µåˆ—æ•°æ®æµçš„å½¢å¼åŒ–éªŒè¯
module mac_array_properties(
    input clk,
    input rstn,
    input start_compute,
    input [7:0] input_data,
    input [7:0] weight_data,
    input data_valid,
    input weight_valid,
    output [31:0] result,
    output result_valid
);

// å±æ€§1ï¼šæ•°æ®æµå»¶è¿Ÿç¡®å®šæ€§
property deterministic_latency;
    @(posedge clk) disable iff (!rstn)
    start_compute && data_valid && weight_valid |-> ##4 result_valid;
endproperty
assert_deterministic_latency: assert property(deterministic_latency)
    else `uvm_error("FORMAL", "MAC array latency not deterministic")

// å±æ€§2ï¼šæ•°æ®æœ‰æ•ˆæ€§ä¼ æ’­
property valid_propagation;
    @(posedge clk) disable iff (!rstn)
    !data_valid || !weight_valid |-> ##[1:5] !result_valid;
endproperty
assert_valid_propagation: assert property(valid_propagation)
    else `uvm_error("FORMAL", "Invalid data propagated through MAC array")

// å±æ€§3ï¼šæº¢å‡ºæ£€æµ‹
property overflow_detection;
    @(posedge clk) disable iff (!rstn)
    result_valid && (result > 32'h7FFFFFFF) |-> overflow_flag;
endproperty
assert_overflow_detection: assert property(overflow_detection)
    else `uvm_error("FORMAL", "Overflow not detected")

// è¦†ç›–ç‡ï¼šè¾¹ç•Œæ¡ä»¶
cover_max_input: cover property(
    @(posedge clk) disable iff (!rstn)
    input_data == 8'hFF && weight_data == 8'hFF
);

cover_zero_input: cover property(
    @(posedge clk) disable iff (!rstn)
    input_data == 8'h00 || weight_data == 8'h00
);

endmodule
```

### 7.4.3 åŠŸè€—ç®¡ç†å½¢å¼åŒ–éªŒè¯

```systemverilog
// åŠŸè€—ç®¡ç†çš„å½¢å¼åŒ–éªŒè¯
module power_management_properties(
    input clk,
    input rstn,
    input power_down_req,
    input power_up_req,
    input idle_state,
    input power_gated,
    input clock_gated,
    input retention_enable
);

// å±æ€§1ï¼šåŠŸè€—çŠ¶æ€è½¬æ¢å®‰å…¨æ€§
property safe_power_down;
    @(posedge clk) disable iff (!rstn)
    power_down_req && !idle_state |-> !power_gated until idle_state;
endproperty
assert_safe_power_down: assert property(safe_power_down)
    else `uvm_error("FORMAL", "Unsafe power down during active operation")

// å±æ€§2ï¼šæ•°æ®ä¿æŒ
property data_retention;
    @(posedge clk) disable iff (!rstn)
    power_down_req |-> ##[0:3] retention_enable;
endproperty
assert_data_retention: assert property(data_retention)
    else `uvm_error("FORMAL", "Data retention not enabled before power down")

// å±æ€§3ï¼šæ—¶é’Ÿé—¨æ§åœ¨åŠŸè€—é—¨æ§ä¹‹å‰
property clock_before_power;
    @(posedge clk) disable iff (!rstn)
    power_gated |-> clock_gated;
endproperty
assert_clock_before_power: assert property(clock_before_power)
    else `uvm_error("FORMAL", "Power gated without clock gating")

// å±æ€§4ï¼šä¸Šç”µåºåˆ—
property power_up_sequence;
    @(posedge clk) disable iff (!rstn)
    power_up_req && power_gated |-> 
        ##1 !power_gated ##1 !clock_gated ##1 !retention_enable;
endproperty
assert_power_up_sequence: assert property(power_up_sequence)
    else `uvm_error("FORMAL", "Incorrect power up sequence")

endmodule
```
