<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>reg_ar</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.5.4' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<span class='curline'><a href='../S/894.html#L701'>reg_ar</a>            701 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c static sljit_si getput_arg_fast(struct sljit_compiler *compiler, sljit_si flags, sljit_si reg_ar, sljit_si arg, sljit_sw argw)</span>
<span class='curline'><a href='../S/894.html#L710'>reg_ar</a>            710 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			| TA(reg_ar) | IMM(argw), ((flags &amp; MEM_MASK) &lt;= GPR_REG &amp;&amp; (flags &amp; LOAD_DATA)) ? reg_ar : MOVABLE_INS));</span>
<span class='curline'><a href='../S/894.html#L742'>reg_ar</a>            742 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c static sljit_si getput_arg(struct sljit_compiler *compiler, sljit_si flags, sljit_si reg_ar, sljit_si arg, sljit_sw argw, sljit_si next_arg, sljit_sw next_argw)</span>
<span class='curline'><a href='../S/894.html#L753'>reg_ar</a>            753 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		tmp_ar = reg_ar;</span>
<span class='curline'><a href='../S/894.html#L754'>reg_ar</a>            754 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		delay_slot = reg_ar;</span>
<span class='curline'><a href='../S/894.html#L763'>reg_ar</a>            763 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		if ((flags &amp; WRITE_BACK) &amp;&amp; reg_ar == DR(base)) {</span>
<span class='curline'><a href='../S/894.html#L764'>reg_ar</a>            764 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			SLJIT_ASSERT(!(flags &amp; LOAD_DATA) &amp;&amp; DR(TMP_REG1) != reg_ar);</span>
<span class='curline'><a href='../S/894.html#L765'>reg_ar</a>            765 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			FAIL_IF(push_inst(compiler, ADDU_W | SA(reg_ar) | TA(0) | D(TMP_REG1), DR(TMP_REG1)));</span>
<span class='curline'><a href='../S/894.html#L766'>reg_ar</a>            766 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			reg_ar = DR(TMP_REG1);</span>
<span class='curline'><a href='../S/894.html#L773'>reg_ar</a>            773 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 					return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(TMP_REG3) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L779'>reg_ar</a>            779 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 						return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(TMP_REG3) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L782'>reg_ar</a>            782 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 					return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | SA(tmp_ar) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L788'>reg_ar</a>            788 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 					return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(base) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L808'>reg_ar</a>            808 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | SA(tmp_ar) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L811'>reg_ar</a>            811 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(base) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L816'>reg_ar</a>            816 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		if (reg_ar == DR(base)) {</span>
<span class='curline'><a href='../S/894.html#L817'>reg_ar</a>            817 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			SLJIT_ASSERT(!(flags &amp; LOAD_DATA) &amp;&amp; DR(TMP_REG1) != reg_ar);</span>
<span class='curline'><a href='../S/894.html#L819'>reg_ar</a>            819 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 				FAIL_IF(push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(base) | TA(reg_ar) | IMM(argw), MOVABLE_INS));</span>
<span class='curline'><a href='../S/894.html#L824'>reg_ar</a>            824 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			FAIL_IF(push_inst(compiler, ADDU_W | SA(reg_ar) | TA(0) | D(TMP_REG1), DR(TMP_REG1)));</span>
<span class='curline'><a href='../S/894.html#L825'>reg_ar</a>            825 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 			reg_ar = DR(TMP_REG1);</span>
<span class='curline'><a href='../S/894.html#L847'>reg_ar</a>            847 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(base) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L855'>reg_ar</a>            855 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(TMP_REG3) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L869'>reg_ar</a>            869 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(TMP_REG3) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L874'>reg_ar</a>            874 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 		return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | S(TMP_REG3) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L878'>reg_ar</a>            878 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 	return push_inst(compiler, data_transfer_insts[flags &amp; MEM_MASK] | SA(tmp_ar) | TA(reg_ar), delay_slot);</span>
<span class='curline'><a href='../S/894.html#L881'>reg_ar</a>            881 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c static SLJIT_INLINE sljit_si emit_op_mem(struct sljit_compiler *compiler, sljit_si flags, sljit_si reg_ar, sljit_si arg, sljit_sw argw)</span>
<span class='curline'><a href='../S/894.html#L883'>reg_ar</a>            883 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 	if (getput_arg_fast(compiler, flags, reg_ar, arg, argw))</span>
<span class='curline'><a href='../S/894.html#L887'>reg_ar</a>            887 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 	return getput_arg(compiler, flags, reg_ar, arg, argw, 0, 0);</span>
<span class='curline'><a href='../S/901.html#L1288'>reg_ar</a>           1288 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c static sljit_si getput_arg_fast(struct sljit_compiler *compiler, sljit_si flags, sljit_si reg_ar, sljit_si arg, sljit_sw argw)</span>
<span class='curline'><a href='../S/901.html#L1301'>reg_ar</a>           1301 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, ADDR_TMP_mapped));</span>
<span class='curline'><a href='../S/901.html#L1303'>reg_ar</a>           1303 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(PB2(data_transfer_insts[flags &amp; MEM_MASK], ADDR_TMP_mapped, reg_ar));</span>
<span class='curline'><a href='../S/901.html#L1340'>reg_ar</a>           1340 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c static sljit_si getput_arg(struct sljit_compiler *compiler, sljit_si flags, sljit_si reg_ar, sljit_si arg, sljit_sw argw, sljit_si next_arg, sljit_sw next_argw)</span>
<span class='curline'><a href='../S/901.html#L1351'>reg_ar</a>           1351 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		tmp_ar = reg_ar;</span>
<span class='curline'><a href='../S/901.html#L1360'>reg_ar</a>           1360 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		if ((flags &amp; WRITE_BACK) &amp;&amp; reg_ar == reg_map[base]) {</span>
<span class='curline'><a href='../S/901.html#L1361'>reg_ar</a>           1361 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			SLJIT_ASSERT(!(flags &amp; LOAD_DATA) &amp;&amp; reg_map[TMP_REG1] != reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1362'>reg_ar</a>           1362 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADD(TMP_REG1_mapped, reg_ar, ZERO));</span>
<span class='curline'><a href='../S/901.html#L1363'>reg_ar</a>           1363 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			reg_ar = TMP_REG1_mapped;</span>
<span class='curline'><a href='../S/901.html#L1371'>reg_ar</a>           1371 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, TMP_REG3_mapped);</span>
<span class='curline'><a href='../S/901.html#L1373'>reg_ar</a>           1373 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], TMP_REG3_mapped, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1382'>reg_ar</a>           1382 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 							return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, TMP_REG3_mapped);</span>
<span class='curline'><a href='../S/901.html#L1384'>reg_ar</a>           1384 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 							return PB2(data_transfer_insts[flags &amp; MEM_MASK], TMP_REG3_mapped, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1389'>reg_ar</a>           1389 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, tmp_ar);</span>
<span class='curline'><a href='../S/901.html#L1391'>reg_ar</a>           1391 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], tmp_ar, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1397'>reg_ar</a>           1397 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, reg_map[base]);</span>
<span class='curline'><a href='../S/901.html#L1399'>reg_ar</a>           1399 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_map[base], reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1420'>reg_ar</a>           1420 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, tmp_ar);</span>
<span class='curline'><a href='../S/901.html#L1422'>reg_ar</a>           1422 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				return PB2(data_transfer_insts[flags &amp; MEM_MASK], tmp_ar, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1428'>reg_ar</a>           1428 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, reg_map[base]);</span>
<span class='curline'><a href='../S/901.html#L1430'>reg_ar</a>           1430 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_map[base], reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1435'>reg_ar</a>           1435 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		if (reg_ar == reg_map[base]) {</span>
<span class='curline'><a href='../S/901.html#L1436'>reg_ar</a>           1436 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			SLJIT_ASSERT(!(flags &amp; LOAD_DATA) &amp;&amp; TMP_REG1_mapped != reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1440'>reg_ar</a>           1440 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, ADDR_TMP_mapped));</span>
<span class='curline'><a href='../S/901.html#L1442'>reg_ar</a>           1442 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(PB2(data_transfer_insts[flags &amp; MEM_MASK], ADDR_TMP_mapped, reg_ar));</span>
<span class='curline'><a href='../S/901.html#L1450'>reg_ar</a>           1450 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADD(TMP_REG1_mapped, reg_ar, ZERO));</span>
<span class='curline'><a href='../S/901.html#L1451'>reg_ar</a>           1451 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			reg_ar = TMP_REG1_mapped;</span>
<span class='curline'><a href='../S/901.html#L1476'>reg_ar</a>           1476 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, reg_map[base]);</span>
<span class='curline'><a href='../S/901.html#L1478'>reg_ar</a>           1478 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_map[base], reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1490'>reg_ar</a>           1490 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, TMP_REG3_mapped);</span>
<span class='curline'><a href='../S/901.html#L1492'>reg_ar</a>           1492 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], TMP_REG3_mapped, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1509'>reg_ar</a>           1509 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, TMP_REG3_mapped);</span>
<span class='curline'><a href='../S/901.html#L1511'>reg_ar</a>           1511 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], TMP_REG3_mapped, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1520'>reg_ar</a>           1520 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, TMP_REG3_mapped);</span>
<span class='curline'><a href='../S/901.html#L1522'>reg_ar</a>           1522 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], TMP_REG3_mapped, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1528'>reg_ar</a>           1528 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, tmp_ar);</span>
<span class='curline'><a href='../S/901.html#L1530'>reg_ar</a>           1530 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		return PB2(data_transfer_insts[flags &amp; MEM_MASK], tmp_ar, reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1533'>reg_ar</a>           1533 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c static SLJIT_INLINE sljit_si emit_op_mem(struct sljit_compiler *compiler, sljit_si flags, sljit_si reg_ar, sljit_si arg, sljit_sw argw)</span>
<span class='curline'><a href='../S/901.html#L1535'>reg_ar</a>           1535 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	if (getput_arg_fast(compiler, flags, reg_ar, arg, argw))</span>
<span class='curline'><a href='../S/901.html#L1540'>reg_ar</a>           1540 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	return getput_arg(compiler, flags, reg_ar, arg, argw, 0, 0);</span>
</pre>
</body>
</html>
