<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\impl\gwsynthesis\heroe.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Bryan\Desktop\Gowin-Proyectos\HEROE\heroe\src\heroe.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug  5 13:58:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2354</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2287</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>23</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>75</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>fsm_0_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fsm/clkDBG_s1/Q </td>
</tr>
<tr>
<td>fsm/clk_WL</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fsm/clk_WL_s1/Q </td>
</tr>
<tr>
<td>keypad/clk_key</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>keypad/clk_key_s1/Q </td>
</tr>
<tr>
<td>display/clk_barrido</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>display/clk_barrido_s1/Q </td>
</tr>
<tr>
<td>menu/clk_menu</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>menu/clk_menu_s1/Q </td>
</tr>
<tr>
<td>clk_obstaculos_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>generador_obstaculos/clk_obstaculos_s1/Q </td>
</tr>
<tr>
<td>puntaje/clk_puntaje</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>107.113(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>135.801(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>fsm_0_2</td>
<td>100.000(MHz)</td>
<td>193.921(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>fsm/clk_WL</td>
<td>100.000(MHz)</td>
<td>987.283(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>keypad/clk_key</td>
<td>100.000(MHz)</td>
<td>242.934(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>display/clk_barrido</td>
<td>100.000(MHz)</td>
<td>269.395(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>menu/clk_menu</td>
<td>100.000(MHz)</td>
<td>204.860(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk_obstaculos_Z</td>
<td>100.000(MHz)</td>
<td>116.043(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>puntaje/clk_puntaje</td>
<td>100.000(MHz)</td>
<td>337.880(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm_0_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm_0_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm/clk_WL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fsm/clk_WL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>keypad/clk_key</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>keypad/clk_key</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>display/clk_barrido</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>display/clk_barrido</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>menu/clk_menu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>menu/clk_menu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_obstaculos_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_obstaculos_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>puntaje/clk_puntaje</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>puntaje/clk_puntaje</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.465</td>
<td>fsm/presente_2_s0/Q</td>
<td>colision/W_or_L_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_obstaculos_Z:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.059</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_0_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.059</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_3_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.875</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_1_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.257</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.875</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_2_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.257</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.769</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_3_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.703</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_4_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.703</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_5_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.703</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_6_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.703</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_7_s1/CE</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>4.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.467</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_5_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.467</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_7_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.451</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_1_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.451</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_2_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.446</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_4_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.827</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.359</td>
<td>fsm/presente_2_s0/Q</td>
<td>puntaje/puntos_6_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.713</td>
<td>fsm/presente_1_s0/Q</td>
<td>puntaje/puntos_0_s1/D</td>
<td>clk:[R]</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>3.095</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.260</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display1_5_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.178</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display1_3_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.047</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display1_1_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.030</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display2_2_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.916</td>
<td>fsm/presente_2_s0/Q</td>
<td>colision/bono_tomado_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_obstaculos_Z:[F]</td>
<td>5.000</td>
<td>3.548</td>
<td>2.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.901</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display2_1_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.819</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display2_0_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.768</td>
<td>puntaje/puntos_1_s1/Q</td>
<td>display/display1_2_s1/RESET</td>
<td>puntaje/clk_puntaje:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-3.548</td>
<td>9.247</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.989</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>fsm_0_2:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-3.637</td>
<td>0.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.402</td>
<td>fsm/TIMER_WL1_2_s0/Q</td>
<td>fsm/presente_0_s0/D</td>
<td>fsm/clk_WL:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.105</td>
<td>menu/display_menu_2_s0/Q</td>
<td>display/display3_2_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.091</td>
<td>menu/display_menu_3_s0/Q</td>
<td>display/display7_3_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.085</td>
<td>menu/display_menu_0_s0/Q</td>
<td>display/display3_0_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.690</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.085</td>
<td>menu/display_menu_3_s0/Q</td>
<td>display/display3_3_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.690</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.080</td>
<td>menu/display_menu_4_s0/Q</td>
<td>display/display7_4_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.022</td>
<td>menu/display_menu_6_s0/Q</td>
<td>display/display3_6_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.977</td>
<td>fsm/TIMER_WL1_2_s0/Q</td>
<td>fsm/presente_2_s0/D</td>
<td>fsm/clk_WL:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.766</td>
<td>1.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.954</td>
<td>menu/display_menu_0_s0/Q</td>
<td>display/display7_0_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.924</td>
<td>generador_obstaculos/display_obs_5_s0/Q</td>
<td>display/display6_5_s1/RESET</td>
<td>clk_obstaculos_Z:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.718</td>
<td>0.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.904</td>
<td>keypad/keypad_pressed_s0/Q</td>
<td>fsm/conmutacion_s2/RESET</td>
<td>keypad/clk_key:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.447</td>
<td>0.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.878</td>
<td>generador_obstaculos/display_obs_0_s0/Q</td>
<td>display/display6_0_s1/RESET</td>
<td>clk_obstaculos_Z:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.718</td>
<td>0.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.874</td>
<td>menu/display_menu_1_s0/Q</td>
<td>display/display7_1_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.873</td>
<td>menu/display_menu_20_s0/Q</td>
<td>display/display5_6_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.873</td>
<td>menu/display_menu_8_s0/Q</td>
<td>display/display2_1_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.872</td>
<td>menu/display_menu_22_s0/Q</td>
<td>display/display0_1_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.867</td>
<td>generador_obstaculos/display_obs_8_s0/Q</td>
<td>display/display5_1_s1/RESET</td>
<td>clk_obstaculos_Z:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.718</td>
<td>0.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.863</td>
<td>generador_obstaculos/display_obs_3_s0/Q</td>
<td>display/display6_3_s1/RESET</td>
<td>clk_obstaculos_Z:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.718</td>
<td>0.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.826</td>
<td>menu/display_menu_5_s0/Q</td>
<td>display/display7_5_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.826</td>
<td>menu/display_menu_4_s0/Q</td>
<td>display/display3_4_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.822</td>
<td>menu/display_menu_1_s0/Q</td>
<td>display/display3_1_s0/D</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.816</td>
<td>menu/display_menu_6_s0/Q</td>
<td>display/display7_6_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.959</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.809</td>
<td>menu/display_menu_14_s0/Q</td>
<td>display/display5_0_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.791</td>
<td>menu/display_menu_24_s0/Q</td>
<td>display/display4_3_s1/RESET</td>
<td>menu/clk_menu:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.729</td>
<td>0.984</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>2</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>3</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>4</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>5</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>6</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>7</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>8</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>9</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>10</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>11</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>12</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>13</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>14</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>15</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>16</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>17</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>18</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>19</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>20</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>21</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>22</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>23</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>24</td>
<td>3.576</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.210</td>
</tr>
<tr>
<td>25</td>
<td>3.584</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>5.000</td>
<td>0.178</td>
<td>1.202</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.236</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-3.545</td>
<td>0.828</td>
</tr>
<tr>
<td>2</td>
<td>2.236</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-3.545</td>
<td>0.828</td>
</tr>
<tr>
<td>3</td>
<td>2.236</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-3.545</td>
<td>0.828</td>
</tr>
<tr>
<td>4</td>
<td>5.550</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.470</td>
</tr>
<tr>
<td>5</td>
<td>5.675</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.595</td>
</tr>
<tr>
<td>6</td>
<td>5.675</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.595</td>
</tr>
<tr>
<td>7</td>
<td>5.675</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.595</td>
</tr>
<tr>
<td>8</td>
<td>5.803</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.723</td>
</tr>
<tr>
<td>9</td>
<td>5.803</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.723</td>
</tr>
<tr>
<td>10</td>
<td>5.803</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.723</td>
</tr>
<tr>
<td>11</td>
<td>5.806</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.725</td>
</tr>
<tr>
<td>12</td>
<td>5.806</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.725</td>
</tr>
<tr>
<td>13</td>
<td>5.806</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.725</td>
</tr>
<tr>
<td>14</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>15</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>16</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>17</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>18</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>19</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>20</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>21</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>22</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>23</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>24</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
<tr>
<td>25</td>
<td>5.903</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>fsm_0_2:[F]</td>
<td>fsm_0_2:[R]</td>
<td>-5.000</td>
<td>0.091</td>
<td>0.823</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/presente_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/presente_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counter_WL_26_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counter_WL_22_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counter_WL_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fsm/counterDBG_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>keypad/counter_key_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display/counter_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>puntaje/counter_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>puntaje/counter_15_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>colision/W_or_L_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_obstaculos_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.860</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][A]</td>
<td>puntaje/n248_s1/I3</td>
</tr>
<tr>
<td>10.409</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R20C24[3][A]</td>
<td style=" background: #97FFFF;">puntaje/n248_s1/F</td>
</tr>
<tr>
<td>11.348</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" font-weight:bold;">colision/W_or_L_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>45</td>
<td>R30C33[2][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>colision/W_or_L_1_s0/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>colision/W_or_L_1_s0</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>colision/W_or_L_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 18.982%; route: 3.695, 76.231%; tC2Q: 0.232, 4.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.942</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>puntaje/puntos_0_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_0_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>puntaje/puntos_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 20.719%; route: 3.288, 74.056%; tC2Q: 0.232, 5.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.942</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>puntaje/puntos_3_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_3_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>puntaje/puntos_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 20.719%; route: 3.288, 74.056%; tC2Q: 0.232, 5.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.758</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 21.613%; route: 3.105, 72.937%; tC2Q: 0.232, 5.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.758</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>puntaje/puntos_2_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_2_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>puntaje/puntos_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 21.613%; route: 3.105, 72.937%; tC2Q: 0.232, 5.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>10.103</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>puntaje/n141_s1/I0</td>
</tr>
<tr>
<td>10.652</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td style=" background: #97FFFF;">puntaje/n141_s1/F</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>puntaje/puntos_3_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_3_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>puntaje/puntos_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 22.164%; route: 2.999, 72.246%; tC2Q: 0.232, 5.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.586</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>puntaje/puntos_4_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_4_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>puntaje/puntos_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 22.522%; route: 2.933, 71.798%; tC2Q: 0.232, 5.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.586</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>puntaje/puntos_5_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_5_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>puntaje/puntos_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 22.522%; route: 2.933, 71.798%; tC2Q: 0.232, 5.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.586</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>puntaje/puntos_6_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_6_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>puntaje/puntos_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 22.522%; route: 2.933, 71.798%; tC2Q: 0.232, 5.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.307</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>fsm/n173_s2/I1</td>
</tr>
<tr>
<td>8.678</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">fsm/n173_s2/F</td>
</tr>
<tr>
<td>9.880</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>puntaje/puntos_7_s4/I3</td>
</tr>
<tr>
<td>10.429</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">puntaje/puntos_7_s4/F</td>
</tr>
<tr>
<td>10.586</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>puntaje/puntos_7_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_7_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>puntaje/puntos_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 22.522%; route: 2.933, 71.798%; tC2Q: 0.232, 5.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.779</td>
<td>1.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>puntaje/n139_s1/I2</td>
</tr>
<tr>
<td>10.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">puntaje/n139_s1/F</td>
</tr>
<tr>
<td>10.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>puntaje/puntos_5_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_5_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>puntaje/puntos_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 24.452%; route: 2.675, 69.519%; tC2Q: 0.232, 6.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.779</td>
<td>1.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>puntaje/n137_s1/I0</td>
</tr>
<tr>
<td>10.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">puntaje/n137_s1/F</td>
</tr>
<tr>
<td>10.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>puntaje/puntos_7_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_7_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>puntaje/puntos_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 24.452%; route: 2.675, 69.519%; tC2Q: 0.232, 6.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.764</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/n143_s1/I0</td>
</tr>
<tr>
<td>10.334</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td style=" background: #97FFFF;">puntaje/n143_s1/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 24.552%; route: 2.660, 69.394%; tC2Q: 0.232, 6.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.764</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>puntaje/n142_s1/I2</td>
</tr>
<tr>
<td>10.334</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" background: #97FFFF;">puntaje/n142_s1/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>puntaje/puntos_2_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_2_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>puntaje/puntos_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 24.552%; route: 2.660, 69.394%; tC2Q: 0.232, 6.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.779</td>
<td>1.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>puntaje/n140_s1/I0</td>
</tr>
<tr>
<td>10.328</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">puntaje/n140_s1/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>puntaje/puntos_4_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_4_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][B]</td>
<td>puntaje/puntos_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 24.038%; route: 2.675, 69.900%; tC2Q: 0.232, 6.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>9.779</td>
<td>1.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>puntaje/n138_s1/I0</td>
</tr>
<tr>
<td>10.241</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">puntaje/n138_s1/F</td>
</tr>
<tr>
<td>10.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>puntaje/puntos_6_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_6_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>puntaje/puntos_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 22.271%; route: 2.675, 71.526%; tC2Q: 0.232, 6.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>puntaje/puntos_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>fsm/presente_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R33C34[0][B]</td>
<td style=" font-weight:bold;">fsm/presente_1_s0/Q</td>
</tr>
<tr>
<td>9.134</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>puntaje/n144_s2/I3</td>
</tr>
<tr>
<td>9.596</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" background: #97FFFF;">puntaje/n144_s2/F</td>
</tr>
<tr>
<td>9.596</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">puntaje/puntos_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>puntaje/puntos_0_s1/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>puntaje/puntos_0_s1</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>puntaje/puntos_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 14.929%; route: 2.401, 77.574%; tC2Q: 0.232, 7.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/SUM</td>
</tr>
<tr>
<td>11.144</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>display/display0_0_s14/I1</td>
</tr>
<tr>
<td>11.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s14/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>display/display0_0_s10/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s10/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>display/display0_0_s19/I3</td>
</tr>
<tr>
<td>13.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s19/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>display/display0_4_s7/I1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">display/display0_4_s7/F</td>
</tr>
<tr>
<td>14.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>display/display1_6_s7/I3</td>
</tr>
<tr>
<td>15.012</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">display/display1_6_s7/F</td>
</tr>
<tr>
<td>15.456</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][A]</td>
<td>display/display1_5_s4/I2</td>
</tr>
<tr>
<td>16.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C29[2][A]</td>
<td style=" background: #97FFFF;">display/display1_5_s4/F</td>
</tr>
<tr>
<td>16.506</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>display/display1_5_s3/I0</td>
</tr>
<tr>
<td>16.968</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">display/display1_5_s3/F</td>
</tr>
<tr>
<td>17.691</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">display/display1_5_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>display/display1_5_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display1_5_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>display/display1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.728, 48.555%; route: 4.778, 49.062%; tC2Q: 0.232, 2.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/SUM</td>
</tr>
<tr>
<td>11.144</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>display/display0_0_s14/I1</td>
</tr>
<tr>
<td>11.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s14/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>display/display0_0_s10/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s10/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>display/display0_0_s19/I3</td>
</tr>
<tr>
<td>13.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s19/F</td>
</tr>
<tr>
<td>14.004</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>display/display0_0_s18/I2</td>
</tr>
<tr>
<td>14.375</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s18/F</td>
</tr>
<tr>
<td>14.379</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>display/display0_0_s4/I3</td>
</tr>
<tr>
<td>14.934</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s4/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>display/display0_3_s4/I2</td>
</tr>
<tr>
<td>15.643</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">display/display0_3_s4/F</td>
</tr>
<tr>
<td>16.048</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>display/display1_3_s5/I1</td>
</tr>
<tr>
<td>16.419</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">display/display1_3_s5/F</td>
</tr>
<tr>
<td>16.423</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>display/display1_3_s3/I1</td>
</tr>
<tr>
<td>16.885</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">display/display1_3_s3/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">display/display1_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>display/display1_3_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display1_3_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>display/display1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.900, 50.751%; route: 4.523, 46.846%; tC2Q: 0.232, 2.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/SUM</td>
</tr>
<tr>
<td>11.144</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>display/display0_0_s14/I1</td>
</tr>
<tr>
<td>11.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s14/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>display/display0_0_s10/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s10/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>display/display0_0_s19/I3</td>
</tr>
<tr>
<td>13.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s19/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>display/display0_4_s7/I1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">display/display0_4_s7/F</td>
</tr>
<tr>
<td>14.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>display/display1_6_s7/I3</td>
</tr>
<tr>
<td>15.012</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">display/display1_6_s7/F</td>
</tr>
<tr>
<td>15.462</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>display/display1_1_s4/I3</td>
</tr>
<tr>
<td>16.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">display/display1_1_s4/F</td>
</tr>
<tr>
<td>16.185</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>display/display1_1_s3/I0</td>
</tr>
<tr>
<td>16.755</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">display/display1_1_s3/F</td>
</tr>
<tr>
<td>17.478</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">display/display1_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>display/display1_1_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display1_1_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>display/display1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.830, 50.710%; route: 4.463, 46.854%; tC2Q: 0.232, 2.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/SUM</td>
</tr>
<tr>
<td>11.144</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>display/display0_0_s14/I1</td>
</tr>
<tr>
<td>11.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s14/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>display/display0_0_s10/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s10/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>display/display0_0_s19/I3</td>
</tr>
<tr>
<td>13.575</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s19/F</td>
</tr>
<tr>
<td>13.754</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][A]</td>
<td>display/display1_6_s8/I2</td>
</tr>
<tr>
<td>14.303</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R24C30[1][A]</td>
<td style=" background: #97FFFF;">display/display1_6_s8/F</td>
</tr>
<tr>
<td>14.484</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[1][B]</td>
<td>display/display1_2_s5/I0</td>
</tr>
<tr>
<td>15.039</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C30[1][B]</td>
<td style=" background: #97FFFF;">display/display1_2_s5/F</td>
</tr>
<tr>
<td>15.704</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>display/display2_2_s4/I1</td>
</tr>
<tr>
<td>16.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">display/display2_2_s4/F</td>
</tr>
<tr>
<td>16.276</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>display/display2_2_s3/I2</td>
</tr>
<tr>
<td>16.738</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">display/display2_2_s3/F</td>
</tr>
<tr>
<td>17.461</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" font-weight:bold;">display/display2_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>display/display2_2_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display2_2_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>display/display2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.839, 50.898%; route: 4.437, 46.662%; tC2Q: 0.232, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.883</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>colision/bono_tomado_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_obstaculos_Z:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/Q</td>
</tr>
<tr>
<td>8.312</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>colision/n31_s1/I1</td>
</tr>
<tr>
<td>8.639</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R27C33[0][B]</td>
<td style=" background: #97FFFF;">colision/n31_s1/F</td>
</tr>
<tr>
<td>8.799</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">colision/bono_tomado_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>45</td>
<td>R30C33[2][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>colision/bono_tomado_s0/CLK</td>
</tr>
<tr>
<td>7.918</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>colision/bono_tomado_s0</td>
</tr>
<tr>
<td>7.883</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>colision/bono_tomado_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 14.229%; route: 1.739, 75.676%; tC2Q: 0.232, 10.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/SUM</td>
</tr>
<tr>
<td>11.144</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>display/display0_0_s14/I1</td>
</tr>
<tr>
<td>11.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s14/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>display/display0_0_s10/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s10/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>display/display0_0_s19/I3</td>
</tr>
<tr>
<td>13.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s19/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>display/display0_4_s7/I1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">display/display0_4_s7/F</td>
</tr>
<tr>
<td>14.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>display/display1_6_s7/I3</td>
</tr>
<tr>
<td>15.012</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">display/display1_6_s7/F</td>
</tr>
<tr>
<td>15.462</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[3][B]</td>
<td>display/display1_1_s4/I3</td>
</tr>
<tr>
<td>15.979</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C31[3][B]</td>
<td style=" background: #97FFFF;">display/display1_1_s4/F</td>
</tr>
<tr>
<td>16.639</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>display/display2_1_s3/I0</td>
</tr>
<tr>
<td>17.188</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">display/display2_1_s3/F</td>
</tr>
<tr>
<td>17.333</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">display/display2_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display/display2_1_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display2_1_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display/display2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.777, 50.934%; route: 4.370, 46.593%; tC2Q: 0.232, 2.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>9.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/COUT</td>
</tr>
<tr>
<td>9.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C26[0][A]</td>
<td>puntaje/puntaje_3_s/CIN</td>
</tr>
<tr>
<td>9.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_3_s/COUT</td>
</tr>
<tr>
<td>9.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C26[0][B]</td>
<td>puntaje/puntaje_2_s/CIN</td>
</tr>
<tr>
<td>10.265</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R20C26[0][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_2_s/SUM</td>
</tr>
<tr>
<td>11.239</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>display/display1_6_s22/I2</td>
</tr>
<tr>
<td>11.788</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">display/display1_6_s22/F</td>
</tr>
<tr>
<td>11.789</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td>display/display1_6_s15/I1</td>
</tr>
<tr>
<td>12.338</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C28[3][A]</td>
<td style=" background: #97FFFF;">display/display1_6_s15/F</td>
</tr>
<tr>
<td>12.341</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>display/display1_6_s18/I3</td>
</tr>
<tr>
<td>12.803</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">display/display1_6_s18/F</td>
</tr>
<tr>
<td>12.977</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>display/display1_6_s10/I0</td>
</tr>
<tr>
<td>13.494</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">display/display1_6_s10/F</td>
</tr>
<tr>
<td>13.997</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>display/n30_s12/I1</td>
</tr>
<tr>
<td>14.514</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">display/n30_s12/F</td>
</tr>
<tr>
<td>14.929</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td>display/display2_3_s5/I1</td>
</tr>
<tr>
<td>15.300</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C31[3][A]</td>
<td style=" background: #97FFFF;">display/display2_3_s5/F</td>
</tr>
<tr>
<td>15.965</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>display/display2_0_s5/I3</td>
</tr>
<tr>
<td>16.535</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">display/display2_0_s5/F</td>
</tr>
<tr>
<td>16.536</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td>display/display2_0_s3/I3</td>
</tr>
<tr>
<td>17.106</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C31[3][A]</td>
<td style=" background: #97FFFF;">display/display2_0_s3/F</td>
</tr>
<tr>
<td>17.250</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">display/display2_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>display/display2_0_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display2_0_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>display/display2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.286, 56.853%; route: 3.780, 40.652%; tC2Q: 0.232, 2.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>puntaje/puntos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>puntaje/clk_puntaje:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>puntaje/clk_puntaje</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R20C22[0][A]</td>
<td>puntaje/clk_puntaje_s1/Q</td>
</tr>
<tr>
<td>7.953</td>
<td>2.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>puntaje/puntos_1_s1/CLK</td>
</tr>
<tr>
<td>8.185</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">puntaje/puntos_1_s1/Q</td>
</tr>
<tr>
<td>9.084</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td>puntaje/puntaje_7_s/I0</td>
</tr>
<tr>
<td>9.654</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_7_s/COUT</td>
</tr>
<tr>
<td>9.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td>puntaje/puntaje_6_s/CIN</td>
</tr>
<tr>
<td>9.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_6_s/COUT</td>
</tr>
<tr>
<td>9.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td>puntaje/puntaje_5_s/CIN</td>
</tr>
<tr>
<td>9.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_5_s/COUT</td>
</tr>
<tr>
<td>9.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][B]</td>
<td>puntaje/puntaje_4_s/CIN</td>
</tr>
<tr>
<td>10.194</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">puntaje/puntaje_4_s/SUM</td>
</tr>
<tr>
<td>11.144</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>display/display0_0_s14/I1</td>
</tr>
<tr>
<td>11.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s14/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>display/display0_0_s10/I0</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">display/display0_0_s10/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>display/display0_0_s19/I3</td>
</tr>
<tr>
<td>13.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">display/display0_0_s19/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>display/display0_4_s7/I1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C29[2][A]</td>
<td style=" background: #97FFFF;">display/display0_4_s7/F</td>
</tr>
<tr>
<td>14.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>display/display1_6_s7/I3</td>
</tr>
<tr>
<td>15.012</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">display/display1_6_s7/F</td>
</tr>
<tr>
<td>15.727</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>display/display1_2_s4/I1</td>
</tr>
<tr>
<td>16.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">display/display1_2_s4/F</td>
</tr>
<tr>
<td>16.593</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>display/display1_2_s3/I2</td>
</tr>
<tr>
<td>17.055</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">display/display1_2_s3/F</td>
</tr>
<tr>
<td>17.200</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td style=" font-weight:bold;">display/display1_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>display/display1_2_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display1_2_s1</td>
</tr>
<tr>
<td>16.431</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>display/display1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.953, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.626, 50.033%; route: 4.388, 47.458%; tC2Q: 0.232, 2.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>52.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLK</td>
</tr>
<tr>
<td>52.259</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/Q</td>
</tr>
<tr>
<td>52.387</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1679_s1/I2</td>
</tr>
<tr>
<td>52.751</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1679_s1/F</td>
</tr>
<tr>
<td>52.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>248</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.491%; route: 0.128, 18.524%; tC2Q: 0.201, 28.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/TIMER_WL1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm/presente_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm/clk_WL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm/clk_WL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R34C30[0][A]</td>
<td>fsm/clk_WL_s1/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>fsm/TIMER_WL1_2_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C33[2][A]</td>
<td style=" font-weight:bold;">fsm/TIMER_WL1_2_s0/Q</td>
</tr>
<tr>
<td>1.201</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][A]</td>
<td>fsm/n76_s3/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C32[1][A]</td>
<td style=" background: #97FFFF;">fsm/n76_s3/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>fsm/n76_s1/I0</td>
</tr>
<tr>
<td>1.988</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td style=" background: #97FFFF;">fsm/n76_s1/F</td>
</tr>
<tr>
<td>1.991</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td>fsm/n76_s0/I0</td>
</tr>
<tr>
<td>2.281</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td style=" background: #97FFFF;">fsm/n76_s0/F</td>
</tr>
<tr>
<td>2.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td style=" font-weight:bold;">fsm/presente_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td>fsm/presente_0_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm/presente_0_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[0][B]</td>
<td>fsm/presente_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.815, 57.815%; route: 0.394, 27.926%; tC2Q: 0.201, 14.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>menu/display_menu_2_s0/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C36[0][B]</td>
<td style=" font-weight:bold;">menu/display_menu_2_s0/Q</td>
</tr>
<tr>
<td>2.235</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>display/n30_s9/I0</td>
</tr>
<tr>
<td>2.579</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">display/n30_s9/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">display/display3_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>display/display3_2_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display3_2_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>display/display3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.330%; route: 0.125, 18.678%; tC2Q: 0.201, 29.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>menu/display_menu_3_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">menu/display_menu_3_s0/Q</td>
</tr>
<tr>
<td>2.361</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>display/n57_s10/I2</td>
</tr>
<tr>
<td>2.593</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">display/n57_s10/F</td>
</tr>
<tr>
<td>2.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">display/display7_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>display/display7_3_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display7_3_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>display/display7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.898%; route: 0.250, 36.588%; tC2Q: 0.202, 29.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>menu/display_menu_0_s0/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_0_s0/Q</td>
</tr>
<tr>
<td>2.235</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>display/n32_s8/I0</td>
</tr>
<tr>
<td>2.599</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">display/n32_s8/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" font-weight:bold;">display/display3_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>display/display3_0_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display3_0_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>display/display3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.740%; route: 0.125, 18.137%; tC2Q: 0.201, 29.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>menu/display_menu_3_s0/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">menu/display_menu_3_s0/Q</td>
</tr>
<tr>
<td>2.235</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>display/n29_s8/I0</td>
</tr>
<tr>
<td>2.599</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" background: #97FFFF;">display/n29_s8/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" font-weight:bold;">display/display3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>display/display3_3_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display3_3_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>display/display3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.740%; route: 0.125, 18.137%; tC2Q: 0.201, 29.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display7_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>menu/display_menu_4_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_4_s0/Q</td>
</tr>
<tr>
<td>2.372</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>display/n56_s10/I2</td>
</tr>
<tr>
<td>2.604</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">display/n56_s10/F</td>
</tr>
<tr>
<td>2.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" font-weight:bold;">display/display7_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>display/display7_4_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display7_4_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>display/display7_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.352%; route: 0.262, 37.609%; tC2Q: 0.202, 29.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>menu/display_menu_6_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">menu/display_menu_6_s0/Q</td>
</tr>
<tr>
<td>2.372</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>display/n26_s8/I0</td>
</tr>
<tr>
<td>2.662</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">display/n26_s8/F</td>
</tr>
<tr>
<td>2.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">display/display3_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>display/display3_6_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display3_6_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>display/display3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.481%; route: 0.262, 34.714%; tC2Q: 0.202, 26.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm/TIMER_WL1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm/clk_WL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm/clk_WL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>R34C30[0][A]</td>
<td>fsm/clk_WL_s1/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[2][A]</td>
<td>fsm/TIMER_WL1_2_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R35C33[2][A]</td>
<td style=" font-weight:bold;">fsm/TIMER_WL1_2_s0/Q</td>
</tr>
<tr>
<td>1.201</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[1][A]</td>
<td>fsm/n76_s3/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C32[1][A]</td>
<td style=" background: #97FFFF;">fsm/n76_s3/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[2][B]</td>
<td>fsm/n74_s4/I3</td>
</tr>
<tr>
<td>2.062</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C34[2][B]</td>
<td style=" background: #97FFFF;">fsm/n74_s4/F</td>
</tr>
<tr>
<td>2.069</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td>fsm/n74_s2/I1</td>
</tr>
<tr>
<td>2.413</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][A]</td>
<td style=" background: #97FFFF;">fsm/n74_s2/F</td>
</tr>
<tr>
<td>2.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/n74_s0/I2</td>
</tr>
<tr>
<td>2.706</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" background: #97FFFF;">fsm/n74_s0/F</td>
</tr>
<tr>
<td>2.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">fsm/presente_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm/presente_2_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>fsm/presente_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.233, 67.205%; route: 0.401, 21.839%; tC2Q: 0.201, 10.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display7_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>menu/display_menu_0_s0/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_0_s0/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>display/n60_s10/I1</td>
</tr>
<tr>
<td>2.729</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">display/n60_s10/F</td>
</tr>
<tr>
<td>2.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">display/display7_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>display/display7_0_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display7_0_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>display/display7_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 28.264%; route: 0.388, 47.249%; tC2Q: 0.201, 24.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/display_obs_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display6_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_obstaculos_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C33[2][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>generador_obstaculos/display_obs_5_s0/CLK</td>
</tr>
<tr>
<td>2.121</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">generador_obstaculos/display_obs_5_s0/Q</td>
</tr>
<tr>
<td>2.246</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>display/display6_5_s4/I1</td>
</tr>
<tr>
<td>2.637</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">display/display6_5_s4/F</td>
</tr>
<tr>
<td>2.760</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">display/display6_5_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>display/display6_5_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display6_5_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>display/display6_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 46.523%; route: 0.248, 29.561%; tC2Q: 0.201, 23.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>keypad/keypad_pressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm/conmutacion_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypad/clk_key:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypad/clk_key</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R34C37[0][A]</td>
<td>keypad/clk_key_s1/Q</td>
</tr>
<tr>
<td>2.191</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[2][A]</td>
<td>keypad/keypad_pressed_s0/CLK</td>
</tr>
<tr>
<td>2.393</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R35C36[2][A]</td>
<td style=" font-weight:bold;">keypad/keypad_pressed_s0/Q</td>
</tr>
<tr>
<td>2.780</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[2][A]</td>
<td style=" font-weight:bold;">fsm/conmutacion_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[2][A]</td>
<td>fsm/conmutacion_s2/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm/conmutacion_s2</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[2][A]</td>
<td>fsm/conmutacion_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.721%; tC2Q: 0.202, 34.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/display_obs_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display6_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_obstaculos_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C33[2][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>generador_obstaculos/display_obs_0_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C33[2][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/display_obs_0_s0/Q</td>
</tr>
<tr>
<td>2.372</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>display/display6_0_s4/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">display/display6_0_s4/F</td>
</tr>
<tr>
<td>2.805</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" font-weight:bold;">display/display6_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>display/display6_0_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display6_0_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>display/display6_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 35.001%; route: 0.374, 42.192%; tC2Q: 0.202, 22.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display7_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>menu/display_menu_1_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">menu/display_menu_1_s0/Q</td>
</tr>
<tr>
<td>2.372</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>display/display7_1_s5/I0</td>
</tr>
<tr>
<td>2.682</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">display/display7_1_s5/F</td>
</tr>
<tr>
<td>2.809</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">display/display7_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>display/display7_1_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display7_1_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>display/display7_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.412%; route: 0.389, 43.165%; tC2Q: 0.202, 22.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display5_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>menu/display_menu_20_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C33[2][B]</td>
<td style=" font-weight:bold;">menu/display_menu_20_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>display/display5_6_s4/I1</td>
</tr>
<tr>
<td>2.683</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" background: #97FFFF;">display/display5_6_s4/F</td>
</tr>
<tr>
<td>2.811</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" font-weight:bold;">display/display5_6_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>display/display5_6_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display5_6_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>display/display5_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.365%; route: 0.390, 43.242%; tC2Q: 0.202, 22.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>menu/display_menu_8_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_8_s0/Q</td>
</tr>
<tr>
<td>2.373</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>display/display2_1_s3/I1</td>
</tr>
<tr>
<td>2.683</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td style=" background: #97FFFF;">display/display2_1_s3/F</td>
</tr>
<tr>
<td>2.811</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">display/display2_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display/display2_1_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display2_1_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display/display2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.365%; route: 0.390, 43.242%; tC2Q: 0.202, 22.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>menu/display_menu_22_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_22_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>display/display0_1_s3/I0</td>
</tr>
<tr>
<td>2.684</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">display/display0_1_s3/F</td>
</tr>
<tr>
<td>2.812</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">display/display0_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>display/display0_1_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display0_1_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>display/display0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.321%; route: 0.391, 43.315%; tC2Q: 0.202, 22.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/display_obs_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display5_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_obstaculos_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C33[2][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>generador_obstaculos/display_obs_8_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/display_obs_8_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>display/display5_1_s4/I0</td>
</tr>
<tr>
<td>2.693</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">display/display5_1_s4/F</td>
</tr>
<tr>
<td>2.817</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td style=" font-weight:bold;">display/display5_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>display/display5_1_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display5_1_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[1][A]</td>
<td>display/display5_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.564%; route: 0.385, 42.913%; tC2Q: 0.202, 22.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>generador_obstaculos/display_obs_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display6_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_obstaculos_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_obstaculos_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C33[2][A]</td>
<td>generador_obstaculos/clk_obstaculos_s1/Q</td>
</tr>
<tr>
<td>1.920</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>generador_obstaculos/display_obs_3_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">generador_obstaculos/display_obs_3_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>display/display6_3_s4/I1</td>
</tr>
<tr>
<td>2.693</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">display/display6_3_s4/F</td>
</tr>
<tr>
<td>2.820</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td style=" font-weight:bold;">display/display6_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>display/display6_3_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display6_3_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[1][B]</td>
<td>display/display6_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.412%; route: 0.389, 43.165%; tC2Q: 0.202, 22.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display7_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[2][A]</td>
<td>menu/display_menu_5_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C32[2][A]</td>
<td style=" font-weight:bold;">menu/display_menu_5_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>display/n55_s10/I2</td>
</tr>
<tr>
<td>2.858</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">display/n55_s10/F</td>
</tr>
<tr>
<td>2.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">display/display7_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>display/display7_5_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display7_5_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>display/display7_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 38.331%; route: 0.384, 40.397%; tC2Q: 0.202, 21.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>menu/display_menu_4_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_4_s0/Q</td>
</tr>
<tr>
<td>2.494</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>display/n28_s8/I0</td>
</tr>
<tr>
<td>2.858</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">display/n28_s8/F</td>
</tr>
<tr>
<td>2.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">display/display3_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>display/display3_4_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display3_4_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>display/display3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 38.331%; route: 0.384, 40.397%; tC2Q: 0.202, 21.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>menu/display_menu_1_s0/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">menu/display_menu_1_s0/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>display/n31_s8/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">display/n31_s8/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">display/display3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>display/display3_1_s0/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display3_1_s0</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>display/display3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 38.202%; route: 0.388, 40.703%; tC2Q: 0.201, 21.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display7_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>menu/display_menu_6_s0/CLK</td>
</tr>
<tr>
<td>2.109</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">menu/display_menu_6_s0/Q</td>
</tr>
<tr>
<td>2.235</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>display/display7_6_s3/I2</td>
</tr>
<tr>
<td>2.619</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">display/display7_6_s3/F</td>
</tr>
<tr>
<td>2.868</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">display/display7_6_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>display/display7_6_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display7_6_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>display/display7_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 40.024%; route: 0.374, 39.025%; tC2Q: 0.201, 20.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display5_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>menu/display_menu_14_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">menu/display_menu_14_s0/Q</td>
</tr>
<tr>
<td>2.361</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>display/display5_0_s4/I1</td>
</tr>
<tr>
<td>2.752</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td style=" background: #97FFFF;">display/display5_0_s4/F</td>
</tr>
<tr>
<td>2.875</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">display/display5_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>display/display5_0_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display5_0_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>display/display5_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 40.448%; route: 0.374, 38.656%; tC2Q: 0.202, 20.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu/display_menu_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/display4_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>menu/clk_menu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>menu/clk_menu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>R20C31[0][A]</td>
<td>menu/clk_menu_s1/Q</td>
</tr>
<tr>
<td>1.908</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>menu/display_menu_24_s0/CLK</td>
</tr>
<tr>
<td>2.110</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">menu/display_menu_24_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>display/display4_3_s4/I0</td>
</tr>
<tr>
<td>2.765</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">display/display4_3_s4/F</td>
</tr>
<tr>
<td>2.893</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td style=" font-weight:bold;">display/display4_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td>display/display4_3_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/display4_3_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[2][B]</td>
<td>display/display4_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.729</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 39.726%; route: 0.391, 39.750%; tC2Q: 0.202, 20.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.418</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.978, 80.830%; tC2Q: 0.232, 19.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>8.208</td>
<td>3.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>8.440</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.410</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>13.029</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>12.994</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.178</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.208, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 80.705%; tC2Q: 0.232, 19.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.029, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>57.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.977</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>248</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.626, 75.596%; tC2Q: 0.202, 24.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>57.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.977</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>248</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.626, 75.596%; tC2Q: 0.202, 24.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>57.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>57.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.977</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>53.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>53.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.802</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>248</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.694</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>55.729</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>55.740</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.626, 75.596%; tC2Q: 0.202, 24.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.802, 66.767%; route: 1.892, 33.233%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.618</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.981%; tC2Q: 0.202, 43.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.025%; tC2Q: 0.202, 33.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.025%; tC2Q: 0.202, 33.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 66.025%; tC2Q: 0.202, 33.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.871</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 72.044%; tC2Q: 0.202, 27.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.871</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 72.044%; tC2Q: 0.202, 27.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.871</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 72.044%; tC2Q: 0.202, 27.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.157%; tC2Q: 0.202, 27.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.157%; tC2Q: 0.202, 27.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 72.157%; tC2Q: 0.202, 27.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C22[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fsm_0_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fsm_0_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>7.149</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>66</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.972</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fsm_0_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>R34C29[0][A]</td>
<td>fsm/clkDBG_s1/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>2.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.069</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.149, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 75.449%; tC2Q: 0.202, 24.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.058, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/presente_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/presente_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/presente_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/presente_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/presente_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/presente_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counter_WL_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counter_WL_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counter_WL_26_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counter_WL_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counter_WL_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counter_WL_22_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counter_WL_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counter_WL_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counter_WL_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm/counterDBG_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>fsm/counterDBG_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>fsm/counterDBG_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>keypad/counter_key_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>keypad/counter_key_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>keypad/counter_key_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display/counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>puntaje/counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>puntaje/counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>puntaje/counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>puntaje/counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>puntaje/counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>puntaje/counter_15_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>283</td>
<td>clk_d</td>
<td>-3.465</td>
<td>2.274</td>
</tr>
<tr>
<td>248</td>
<td>control0[0]</td>
<td>-0.225</td>
<td>2.925</td>
</tr>
<tr>
<td>139</td>
<td>fsm_0_2</td>
<td>4.843</td>
<td>3.208</td>
</tr>
<tr>
<td>93</td>
<td>presente_Z[2]</td>
<td>-3.465</td>
<td>1.950</td>
</tr>
<tr>
<td>68</td>
<td>presente_Z[0]</td>
<td>-2.610</td>
<td>2.077</td>
</tr>
<tr>
<td>66</td>
<td>rst_ao</td>
<td>3.576</td>
<td>0.978</td>
</tr>
<tr>
<td>63</td>
<td>presente_Z[1]</td>
<td>-2.940</td>
<td>2.401</td>
</tr>
<tr>
<td>47</td>
<td>n20_3</td>
<td>46.753</td>
<td>0.978</td>
</tr>
<tr>
<td>45</td>
<td>clk_obstaculos_Z</td>
<td>2.618</td>
<td>2.953</td>
</tr>
<tr>
<td>43</td>
<td>n31_5</td>
<td>-3.465</td>
<td>1.421</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C37</td>
<td>91.67%</td>
</tr>
<tr>
<td>R29C38</td>
<td>90.28%</td>
</tr>
<tr>
<td>R30C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C23</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C25</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C20</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
