{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 12:33:06 2018 " "Info: Processing started: Wed Dec 26 12:33:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testFilters -c testFilters " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off testFilters -c testFilters" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "testFilters EP2C20AF484A7 " "Info: Selected device EP2C20AF484A7 for design \"testFilters\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484A7 " "Info: Device EP2C15AF484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[0\] " "Info: Pin outputData\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[0] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[1\] " "Info: Pin outputData\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[1] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[2\] " "Info: Pin outputData\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[2] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[3\] " "Info: Pin outputData\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[3] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[4\] " "Info: Pin outputData\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[4] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[5\] " "Info: Pin outputData\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[5] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[6\] " "Info: Pin outputData\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[6] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[7\] " "Info: Pin outputData\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[7] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { clock } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[2\] " "Info: Pin inputData\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[2] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[7\] " "Info: Pin inputData\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[7] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[6\] " "Info: Pin inputData\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[6] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[5\] " "Info: Pin inputData\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[5] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[4\] " "Info: Pin inputData\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[4] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[3\] " "Info: Pin inputData\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[3] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[1\] " "Info: Pin inputData\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[1] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[0\] " "Info: Pin inputData\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[0] } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { clock } } } { "testFilters.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/testFilters.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.012 ns register memory " "Info: Estimated most critical path is register to memory delay of 5.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|temp\[4\]\[2\] 1 REG LAB_X42_Y15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y15; Fanout = 3; REG Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|temp\[4\]\[2\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2] } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.512 ns) 1.688 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[2\]~351 2 COMB LAB_X43_Y16 2 " "Info: 2: + IC(1.176 ns) + CELL(0.512 ns) = 1.688 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[2\]~351'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2] medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][2]~351 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.770 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[3\]~353 3 COMB LAB_X43_Y16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 1.770 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[3\]~353'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][2]~351 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][3]~353 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.852 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[4\]~355 4 COMB LAB_X43_Y16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 1.852 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[4\]~355'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][3]~353 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][4]~355 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.934 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[5\]~357 5 COMB LAB_X43_Y16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 1.934 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[5\]~357'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][4]~355 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][5]~357 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.016 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[6\]~359 6 COMB LAB_X43_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.082 ns) = 2.016 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[6\]~359'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][5]~357 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][6]~359 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.098 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[7\]~361 7 COMB LAB_X43_Y16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.082 ns) = 2.098 ns; Loc. = LAB_X43_Y16; Fanout = 1; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[3\]\[7\]~361'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][6]~359 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][7]~361 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.572 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[1\]\[0\]~362 8 COMB LAB_X43_Y16 16 " "Info: 8: + IC(0.000 ns) + CELL(0.474 ns) = 2.572 ns; Loc. = LAB_X43_Y16; Fanout = 16; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[1\]\[0\]~362'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][7]~361 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[1][0]~362 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.184 ns) 3.868 ns medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[4\]\[2\]~363 9 COMB LAB_X42_Y15 1 " "Info: 9: + IC(1.112 ns) + CELL(0.184 ns) = 3.868 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[0\]\|outputTrigger\[4\]\[2\]~363'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[1][0]~362 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[4][2]~363 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.121 ns) 5.012 ns medianFilter:_medianFilter\|bubbleSort:sorters\[1\]\|altshift_taps:temp_rtl_1\|shift_taps_p1m:auto_generated\|altsyncram_fg31:altsyncram4\|ram_block5a10~porta_datain_reg0 10 MEM M4K_X41_Y16 1 " "Info: 10: + IC(1.023 ns) + CELL(0.121 ns) = 5.012 ns; Loc. = M4K_X41_Y16; Fanout = 1; MEM Node = 'medianFilter:_medianFilter\|bubbleSort:sorters\[1\]\|altshift_taps:temp_rtl_1\|shift_taps_p1m:auto_generated\|altsyncram_fg31:altsyncram4\|ram_block5a10~porta_datain_reg0'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[4][2]~363 medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_1|shift_taps_p1m:auto_generated|altsyncram_fg31:altsyncram4|ram_block5a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_fg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/Test/db/altsyncram_fg31.tdf" 340 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.701 ns ( 33.94 % ) " "Info: Total cell delay = 1.701 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns ( 66.06 % ) " "Info: Total interconnect delay = 3.311 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { medianFilter:_medianFilter|bubbleSort:sorters[0]|temp[4][2] medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][2]~351 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][3]~353 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][4]~355 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][5]~357 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][6]~359 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[3][7]~361 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[1][0]~362 medianFilter:_medianFilter|bubbleSort:sorters[0]|outputTrigger[4][2]~363 medianFilter:_medianFilter|bubbleSort:sorters[1]|altshift_taps:temp_rtl_1|shift_taps_p1m:auto_generated|altsyncram_fg31:altsyncram4|ram_block5a10~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[0\] 0 " "Info: Pin \"outputData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[1\] 0 " "Info: Pin \"outputData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[2\] 0 " "Info: Pin \"outputData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[3\] 0 " "Info: Pin \"outputData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[4\] 0 " "Info: Pin \"outputData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[5\] 0 " "Info: Pin \"outputData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[6\] 0 " "Info: Pin \"outputData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[7\] 0 " "Info: Pin \"outputData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Никита/Desktop/filters/Test/testFilters.fit.smsg " "Info: Generated suppressed messages file C:/Users/Никита/Desktop/filters/Test/testFilters.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 12:33:09 2018 " "Info: Processing ended: Wed Dec 26 12:33:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
