
                         Lattice Mapping Report File

Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Wed Oct  8 09:56:09 2025

Design Information
------------------

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb
     -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/promote.xml

Design Summary
--------------

   Number of slice registers: 2449 out of  5280 (46%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3363 out of  5280 (64%)
      Number of logic LUT4s:             909
      Number of inserted feedthru LUT4s: 2173
      Number of replicated LUT4s:         51
      Number of ripple logic:            115 (230 LUT4s)
   Number of IO sites used:   30 out of 39 (77%)
      Number of IO sites used for general PIO: 27
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 27 out of 36 (75%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 30 out of 39 (77%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net i_clk_c: 2430 loads, 2430 rising, 0 falling (Driver: Port i_clk)
   Number of Clock Enables:  83
      Net VCC_net: 2 loads, 0 SLICEs
      Net Controller_inst.n7603: 512 loads, 512 SLICEs
      Net Controller_inst.n10457: 4 loads, 4 SLICEs
      Net Controller_inst.n14: 1 loads, 1 SLICEs
      Net Controller_inst.n7585: 16 loads, 16 SLICEs
      Net Controller_inst.n7587: 16 loads, 16 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net Controller_inst.n7591: 16 loads, 16 SLICEs
      Net Controller_inst.n7599: 16 loads, 16 SLICEs
      Net Controller_inst.n7611: 16 loads, 16 SLICEs
      Net Controller_inst.n7627: 16 loads, 16 SLICEs
      Net Controller_inst.n7643: 16 loads, 16 SLICEs
      Net Controller_inst.n7663: 16 loads, 16 SLICEs
      Net Controller_inst.n7535: 16 loads, 16 SLICEs
      Net Controller_inst.n7543: 16 loads, 16 SLICEs
      Net Controller_inst.n7549: 16 loads, 16 SLICEs
      Net Controller_inst.n7581: 16 loads, 16 SLICEs
      Net Controller_inst.n7593: 16 loads, 16 SLICEs
      Net Controller_inst.n7597: 16 loads, 16 SLICEs
      Net Controller_inst.n7601: 16 loads, 16 SLICEs
      Net Controller_inst.n7605: 16 loads, 16 SLICEs
      Net Controller_inst.n7613: 16 loads, 16 SLICEs
      Net Controller_inst.n7621: 16 loads, 16 SLICEs
      Net Controller_inst.n7629: 16 loads, 16 SLICEs
      Net Controller_inst.n7637: 16 loads, 16 SLICEs
      Net Controller_inst.n7645: 16 loads, 16 SLICEs
      Net Controller_inst.n7651: 16 loads, 16 SLICEs
      Net Controller_inst.n7655: 16 loads, 16 SLICEs
      Net Controller_inst.n7659: 16 loads, 16 SLICEs
      Net Controller_inst.n7665: 16 loads, 16 SLICEs
      Net Controller_inst.n7667: 16 loads, 16 SLICEs
      Net Controller_inst.n7669: 16 loads, 16 SLICEs
      Net Controller_inst.n7555: 16 loads, 16 SLICEs
      Net Controller_inst.n7561: 16 loads, 16 SLICEs
      Net Controller_inst.n7563: 16 loads, 16 SLICEs
      Net Controller_inst.n7567: 16 loads, 16 SLICEs
      Net Controller_inst.n7575: 512 loads, 512 SLICEs
      Net Controller_inst.n7583: 16 loads, 16 SLICEs
      Net Controller_inst.n4_adj_2542: 32 loads, 32 SLICEs
      Net Controller_inst.n4_adj_2544: 32 loads, 32 SLICEs
      Net Controller_inst.n19727: 1 loads, 1 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 512 loads, 512 SLICEs
      Net Controller_inst.int_RHD_TX_DV: 5 loads, 5 SLICEs
      Net Controller_inst.n7595: 4 loads, 4 SLICEs
      Net Controller_inst.n3_adj_2635: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n10499: 5 loads, 5 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n10490: 10 loads, 10 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n9450: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n16747: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11611: 11 loads,
     11 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10474: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16175: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n10519: 8 loads, 8
     SLICEs
      Net n10484: 16 loads, 16 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10491: 5 loads,
     5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10507: 5 loads,
     5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n10472: 1 loads,
     1 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11496:
     6 loads, 6 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10482:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10323:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10339:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10343:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10347:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2073: 1
     loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10351:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10340:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10344:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10348:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10352:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12675:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10342:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10346:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10350:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10321:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10322:
     1 loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10320:
     1 loads, 1 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10548:
     4 loads, 4 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10554:
     3 loads, 3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_addr_nxt_w_0__N_2337: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_addr_nxt_w_0__N_2345: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_fifo_en_w: 1 loads, 0 SLICEs
      Net n11129: 1 loads, 1 SLICEs
      Net n10485: 3 loads, 3 SLICEs
   Number of LSRs:  5
      Net maxfan_replicated_net_1431: 428 loads, 428 SLICEs
      Net maxfan_replicated_net_999: 974 loads, 974 SLICEs
      Net o_reset_c: 993 loads, 993 SLICEs
      Net n12682: 1 loads, 1 SLICEs
      Net n10485: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net maxfan_replicated_net_999: 1000 loads
      Net o_reset_c: 1000 loads
      Net Controller_inst.int_STM32_TX_DV: 534 loads
      Net Controller_inst.n7575: 512 loads
      Net Controller_inst.n7603: 512 loads
      Net maxfan_replicated_net_1431: 429 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1]:
     188 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0]:
     176 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2]:
     77 loads
      Net VCC_net: 75 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.
INFO <52291017> - map: Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
INFO <52291017> - map: Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.


                                    Page 4





IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_CS_n      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_Clk       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_MOSI      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_CS_n    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_Clk     | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_MOSI    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_clk             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED1_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED2_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED3_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED4_OUT            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[3]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[2]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[1]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_Controller_Mode[0]| OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[7]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[6]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[5]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[4]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[3]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[2]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[1]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_reset_Counter[0]  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_clk               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_STM32_SPI_MISO    | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 5





IO (PIO) Attributes (cont)
--------------------------
| i_RHD_SPI_MISO      | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB2_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB0_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB1_OUT            | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

ASIC Components
---------------

Instance Name: Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0
     /_FABRIC.u_fifo/waddr_r_0__I_0
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 15
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 115 MB
Checksum -- map: 5427fdac4d8d3ad8e807c1615bce7a0b6cab564





























                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
