Protel Design System Design Rule Check
PCB File : Z:\Dev\01 - Altium\PCBs\FV-1\Delay\Delay.PcbDoc
Date     : 5/11/2020
Time     : 8:41:26 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=0.813mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (InPadClass('PowerPads'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.3mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.076mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.102mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Area Fill (258mm,119.55mm) (258.538mm,122.45mm) on Top Overlay And Pad D1-1(258.125mm,121mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Area Fill (303.138mm,130.013mm) (303.663mm,131.363mm) on Top Overlay And Pad D2-1(303.4mm,130.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad BYP_BRIGHT-1(229.473mm,85.709mm) on Multi-Layer And Track (225.967mm,86.528mm)(232.967mm,86.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.102mm) Between Pad BYP_BRIGHT-3(229.473mm,80.629mm) on Multi-Layer And Track (225.967mm,79.828mm)(232.967mm,79.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C1--(249.457mm,121mm) on Top Layer And Track (248.679mm,117.7mm)(248.679mm,120.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C1--(249.457mm,121mm) on Top Layer And Track (248.679mm,121.889mm)(248.679mm,124.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C1-+(254.5mm,121mm) on Top Layer And Track (255.279mm,118.9mm)(255.279mm,120.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C1-+(254.5mm,121mm) on Top Layer And Track (255.279mm,121.889mm)(255.279mm,123.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-1(210.578mm,110.65mm) on Top Layer And Text "C101" (209.642mm,110.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-1(210.578mm,110.65mm) on Top Layer And Track (209.778mm,110.525mm)(209.778mm,113.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-1(210.578mm,110.65mm) on Top Layer And Track (209.778mm,110.525mm)(211.378mm,110.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-1(210.578mm,110.65mm) on Top Layer And Track (211.378mm,110.525mm)(211.378mm,113.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-2(210.578mm,113.6mm) on Top Layer And Track (209.778mm,110.525mm)(209.778mm,113.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-2(210.578mm,113.6mm) on Top Layer And Track (209.778mm,113.725mm)(211.378mm,113.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C100-2(210.578mm,113.6mm) on Top Layer And Track (211.378mm,110.525mm)(211.378mm,113.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.102mm) Between Pad C101--(210.806mm,107.45mm) on Top Layer And Text "IC101" (207.432mm,105.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C101--(210.806mm,107.45mm) on Top Layer And Track (210.428mm,105.3mm)(210.428mm,106.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C101--(210.806mm,107.45mm) on Top Layer And Track (210.428mm,108.35mm)(210.428mm,109.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C10-1(299mm,134.425mm) on Top Layer And Track (298.975mm,134.025mm)(298.975mm,134.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C10-1(299mm,134.425mm) on Top Layer And Track (298.975mm,134.025mm)(300.575mm,134.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C10-1(299mm,134.425mm) on Top Layer And Track (298.975mm,134.825mm)(300.575mm,134.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C10-2(300.55mm,134.425mm) on Top Layer And Track (298.975mm,134.025mm)(300.575mm,134.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C10-2(300.55mm,134.425mm) on Top Layer And Track (298.975mm,134.825mm)(300.575mm,134.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C10-2(300.55mm,134.425mm) on Top Layer And Track (300.575mm,134.025mm)(300.575mm,134.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-1(206.875mm,105.9mm) on Top Layer And Text "C103" (204.74mm,105.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.102mm) Between Pad C102-1(206.875mm,105.9mm) on Top Layer And Text "IC101" (207.432mm,105.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-1(206.875mm,105.9mm) on Top Layer And Track (206.475mm,105.875mm)(206.475mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-1(206.875mm,105.9mm) on Top Layer And Track (206.475mm,105.875mm)(207.275mm,105.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-1(206.875mm,105.9mm) on Top Layer And Track (207.275mm,105.875mm)(207.275mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-2(206.875mm,107.45mm) on Top Layer And Track (206.475mm,105.875mm)(206.475mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-2(206.875mm,107.45mm) on Top Layer And Track (206.475mm,107.475mm)(207.275mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C102-2(206.875mm,107.45mm) on Top Layer And Track (207.275mm,105.875mm)(207.275mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C103--(205.725mm,103.845mm) on Top Layer And Track (204.836mm,104.16mm)(206.614mm,104.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.102mm) Between Pad C103-+(205.725mm,101.025mm) on Top Layer And Text "C105" (205.502mm,99.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C103-+(205.725mm,101.025mm) on Top Layer And Track (204.836mm,100.71mm)(206.614mm,100.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C104-1(203.875mm,94.575mm) on Top Layer And Track (203.475mm,93mm)(203.475mm,94.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C104-1(203.875mm,94.575mm) on Top Layer And Track (203.475mm,94.6mm)(204.275mm,94.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C104-1(203.875mm,94.575mm) on Top Layer And Track (204.275mm,93mm)(204.275mm,94.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C104-2(203.875mm,93.025mm) on Top Layer And Track (203.475mm,93mm)(203.475mm,94.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C104-2(203.875mm,93.025mm) on Top Layer And Track (203.475mm,93mm)(204.275mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C104-2(203.875mm,93.025mm) on Top Layer And Track (204.275mm,93mm)(204.275mm,94.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-1(206.125mm,97.775mm) on Top Layer And Track (205.725mm,96.2mm)(205.725mm,97.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-1(206.125mm,97.775mm) on Top Layer And Track (205.725mm,97.8mm)(206.525mm,97.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-1(206.125mm,97.775mm) on Top Layer And Track (206.525mm,96.2mm)(206.525mm,97.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-2(206.125mm,96.225mm) on Top Layer And Text "C104" (203.241mm,95.973mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-2(206.125mm,96.225mm) on Top Layer And Text "Y100" (204.969mm,95.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-2(206.125mm,96.225mm) on Top Layer And Track (205.725mm,96.2mm)(205.725mm,97.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-2(206.125mm,96.225mm) on Top Layer And Track (205.725mm,96.2mm)(206.525mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C105-2(206.125mm,96.225mm) on Top Layer And Track (206.525mm,96.2mm)(206.525mm,97.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C106--(221.775mm,98.765mm) on Top Layer And Track (220.886mm,98.45mm)(222.664mm,98.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C106-+(221.775mm,101.585mm) on Top Layer And Track (220.886mm,101.9mm)(222.664mm,101.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C107-1(215.324mm,85.829mm) on Top Layer And Track (214.924mm,84.254mm)(214.924mm,85.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C107-1(215.324mm,85.829mm) on Top Layer And Track (214.924mm,85.854mm)(215.724mm,85.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C107-1(215.324mm,85.829mm) on Top Layer And Track (215.724mm,84.254mm)(215.724mm,85.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-1(216.625mm,107.6mm) on Top Layer And Text "R105" (216.018mm,107.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-1(216.625mm,107.6mm) on Top Layer And Track (216.6mm,107.2mm)(216.6mm,108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-1(216.625mm,107.6mm) on Top Layer And Track (216.6mm,107.2mm)(218.2mm,107.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-1(216.625mm,107.6mm) on Top Layer And Track (216.6mm,108mm)(218.2mm,108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-2(218.175mm,107.6mm) on Top Layer And Text "R105" (216.018mm,107.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-2(218.175mm,107.6mm) on Top Layer And Track (216.6mm,107.2mm)(218.2mm,107.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-2(218.175mm,107.6mm) on Top Layer And Track (216.6mm,108mm)(218.2mm,108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C109-2(218.175mm,107.6mm) on Top Layer And Track (218.2mm,107.2mm)(218.2mm,108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C110--(225.759mm,108.015mm) on Top Layer And Track (223.609mm,108.394mm)(224.859mm,108.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C110--(225.759mm,108.015mm) on Top Layer And Track (226.659mm,108.394mm)(227.909mm,108.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C110-+(225.759mm,104.472mm) on Top Layer And Track (224.459mm,104.094mm)(224.859mm,104.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C110-+(225.759mm,104.472mm) on Top Layer And Track (226.659mm,104.094mm)(227.059mm,104.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C111--(224.859mm,114.734mm) on Top Layer And Track (222.709mm,115.112mm)(223.959mm,115.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C111--(224.859mm,114.734mm) on Top Layer And Track (225.759mm,115.112mm)(227.009mm,115.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C11-1(295.225mm,128.45mm) on Top Layer And Track (295.2mm,128.05mm)(295.2mm,128.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C11-1(295.225mm,128.45mm) on Top Layer And Track (295.2mm,128.05mm)(296.8mm,128.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C11-1(295.225mm,128.45mm) on Top Layer And Track (295.2mm,128.85mm)(296.8mm,128.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C111-+(224.859mm,111.19mm) on Top Layer And Text "C110" (223.714mm,109.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C111-+(224.859mm,111.19mm) on Top Layer And Track (223.559mm,110.812mm)(223.959mm,110.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C111-+(224.859mm,111.19mm) on Top Layer And Track (225.759mm,110.812mm)(226.159mm,110.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-1(221.6mm,118.81mm) on Top Layer And Track (221.2mm,117.235mm)(221.2mm,118.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-1(221.6mm,118.81mm) on Top Layer And Track (221.2mm,118.835mm)(222mm,118.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-1(221.6mm,118.81mm) on Top Layer And Track (222mm,117.235mm)(222mm,118.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-2(221.6mm,117.26mm) on Top Layer And Text "C117" (220.971mm,116.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-2(221.6mm,117.26mm) on Top Layer And Track (221.2mm,117.235mm)(221.2mm,118.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-2(221.6mm,117.26mm) on Top Layer And Track (221.2mm,117.235mm)(222mm,117.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C112-2(221.6mm,117.26mm) on Top Layer And Track (222mm,117.235mm)(222mm,118.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-1(212.55mm,119.1mm) on Top Layer And Track (212.15mm,117.525mm)(212.15mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-1(212.55mm,119.1mm) on Top Layer And Track (212.15mm,119.125mm)(212.95mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-1(212.55mm,119.1mm) on Top Layer And Track (212.95mm,117.525mm)(212.95mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-2(212.55mm,117.55mm) on Top Layer And Text "R102" (211.928mm,116.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-2(212.55mm,117.55mm) on Top Layer And Track (212.15mm,117.525mm)(212.15mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-2(212.55mm,117.55mm) on Top Layer And Track (212.15mm,117.525mm)(212.95mm,117.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C113-2(212.55mm,117.55mm) on Top Layer And Track (212.95mm,117.525mm)(212.95mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C114--(206.325mm,121.094mm) on Top Layer And Track (204.175mm,121.472mm)(205.425mm,121.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad C114--(206.325mm,121.094mm) on Top Layer And Track (207.225mm,121.472mm)(208.475mm,121.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C115--(235.511mm,112.1mm) on Top Layer And Track (234.732mm,108.8mm)(234.732mm,111.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C115--(235.511mm,112.1mm) on Top Layer And Track (234.732mm,112.989mm)(234.732mm,115.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C115-+(240.554mm,112.1mm) on Top Layer And Track (241.332mm,110mm)(241.332mm,111.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C115-+(240.554mm,112.1mm) on Top Layer And Track (241.332mm,112.989mm)(241.332mm,114.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C116--(240.843mm,100.625mm) on Top Layer And Track (241.621mm,101.514mm)(241.621mm,103.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C116--(240.843mm,100.625mm) on Top Layer And Track (241.621mm,97.325mm)(241.621mm,99.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C116-+(235.8mm,100.625mm) on Top Layer And Track (235.021mm,101.514mm)(235.021mm,102.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C116-+(235.8mm,100.625mm) on Top Layer And Track (235.021mm,98.525mm)(235.021mm,99.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C117-1(221.6mm,115mm) on Top Layer And Track (221.2mm,113.425mm)(221.2mm,115.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C117-1(221.6mm,115mm) on Top Layer And Track (221.2mm,115.025mm)(222mm,115.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C117-1(221.6mm,115mm) on Top Layer And Track (222mm,113.425mm)(222mm,115.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C117-2(221.6mm,113.45mm) on Top Layer And Track (221.2mm,113.425mm)(221.2mm,115.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C117-2(221.6mm,113.45mm) on Top Layer And Track (221.2mm,113.425mm)(222mm,113.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C117-2(221.6mm,113.45mm) on Top Layer And Track (222mm,113.425mm)(222mm,115.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C12-1(290.775mm,128.85mm) on Top Layer And Track (289.2mm,128.45mm)(290.8mm,128.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C12-1(290.775mm,128.85mm) on Top Layer And Track (289.2mm,129.25mm)(290.8mm,129.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C12-1(290.775mm,128.85mm) on Top Layer And Track (290.8mm,128.45mm)(290.8mm,129.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C13-1(287.1mm,113.025mm) on Top Layer And Track (286.7mm,111.45mm)(286.7mm,113.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C13-1(287.1mm,113.025mm) on Top Layer And Track (286.7mm,113.05mm)(287.5mm,113.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C13-1(287.1mm,113.025mm) on Top Layer And Track (287.5mm,111.45mm)(287.5mm,113.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C13-2(287.1mm,111.475mm) on Top Layer And Track (286.7mm,111.45mm)(286.7mm,113.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C13-2(287.1mm,111.475mm) on Top Layer And Track (286.7mm,111.45mm)(287.5mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C13-2(287.1mm,111.475mm) on Top Layer And Track (287.5mm,111.45mm)(287.5mm,113.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C14-1(294.55mm,101.55mm) on Top Layer And Track (292.975mm,101.15mm)(294.575mm,101.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C14-1(294.55mm,101.55mm) on Top Layer And Track (292.975mm,101.95mm)(294.575mm,101.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C14-1(294.55mm,101.55mm) on Top Layer And Track (294.575mm,101.15mm)(294.575mm,101.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C14-2(293mm,101.55mm) on Top Layer And Track (292.975mm,101.15mm)(292.975mm,101.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C14-2(293mm,101.55mm) on Top Layer And Track (292.975mm,101.15mm)(294.575mm,101.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C14-2(293mm,101.55mm) on Top Layer And Track (292.975mm,101.95mm)(294.575mm,101.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C15-1(231.137mm,96.635mm) on Top Layer And Track (231.112mm,96.235mm)(231.112mm,97.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C15-1(231.137mm,96.635mm) on Top Layer And Track (231.112mm,96.235mm)(232.712mm,96.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C15-1(231.137mm,96.635mm) on Top Layer And Track (231.112mm,97.035mm)(232.712mm,97.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C15-2(232.687mm,96.635mm) on Top Layer And Track (231.112mm,96.235mm)(232.712mm,96.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C15-2(232.687mm,96.635mm) on Top Layer And Track (231.112mm,97.035mm)(232.712mm,97.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C15-2(232.687mm,96.635mm) on Top Layer And Track (232.712mm,96.235mm)(232.712mm,97.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C2-1(250.325mm,110.2mm) on Top Layer And Track (249.925mm,110.175mm)(249.925mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C2-1(250.325mm,110.2mm) on Top Layer And Track (249.925mm,110.175mm)(250.725mm,110.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C2-1(250.325mm,110.2mm) on Top Layer And Track (250.725mm,110.175mm)(250.725mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C2-2(250.325mm,111.75mm) on Top Layer And Track (249.925mm,110.175mm)(249.925mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C2-2(250.325mm,111.75mm) on Top Layer And Track (249.925mm,111.775mm)(250.725mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C2-2(250.325mm,111.75mm) on Top Layer And Track (250.725mm,110.175mm)(250.725mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C3-1(259.175mm,110.2mm) on Top Layer And Track (258.775mm,110.175mm)(258.775mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C3-1(259.175mm,110.2mm) on Top Layer And Track (258.775mm,110.175mm)(259.575mm,110.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C3-1(259.175mm,110.2mm) on Top Layer And Track (259.575mm,110.175mm)(259.575mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C3-2(259.175mm,111.75mm) on Top Layer And Track (258.775mm,110.175mm)(258.775mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C3-2(259.175mm,111.75mm) on Top Layer And Track (258.775mm,111.775mm)(259.575mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C3-2(259.175mm,111.75mm) on Top Layer And Track (259.575mm,110.175mm)(259.575mm,111.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C4-+(263.425mm,110.2mm) on Top Layer And Track (261.325mm,109.421mm)(262.536mm,109.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad C4-+(263.425mm,110.2mm) on Top Layer And Track (264.314mm,109.421mm)(265.525mm,109.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C5-1(257.275mm,103.225mm) on Top Layer And Track (255.7mm,102.825mm)(257.3mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C5-1(257.275mm,103.225mm) on Top Layer And Track (255.7mm,103.625mm)(257.3mm,103.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C5-1(257.275mm,103.225mm) on Top Layer And Track (257.3mm,102.825mm)(257.3mm,103.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C5-2(255.725mm,103.225mm) on Top Layer And Track (255.7mm,102.825mm)(255.7mm,103.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C5-2(255.725mm,103.225mm) on Top Layer And Track (255.7mm,102.825mm)(257.3mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C5-2(255.725mm,103.225mm) on Top Layer And Track (255.7mm,103.625mm)(257.3mm,103.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C6-1(248.95mm,96.45mm) on Top Layer And Track (248.55mm,94.875mm)(248.55mm,96.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C6-1(248.95mm,96.45mm) on Top Layer And Track (248.55mm,96.475mm)(249.35mm,96.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C6-1(248.95mm,96.45mm) on Top Layer And Track (249.35mm,94.875mm)(249.35mm,96.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C6-2(248.95mm,94.9mm) on Top Layer And Track (248.55mm,94.875mm)(248.55mm,96.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C6-2(248.95mm,94.9mm) on Top Layer And Track (248.55mm,94.875mm)(249.35mm,94.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C6-2(248.95mm,94.9mm) on Top Layer And Track (249.35mm,94.875mm)(249.35mm,96.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C7-1(256.625mm,88.1mm) on Top Layer And Track (256.6mm,87.7mm)(256.6mm,88.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C7-1(256.625mm,88.1mm) on Top Layer And Track (256.6mm,87.7mm)(258.2mm,87.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C7-1(256.625mm,88.1mm) on Top Layer And Track (256.6mm,88.5mm)(258.2mm,88.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C8-1(264.125mm,94.825mm) on Top Layer And Track (263.725mm,94.8mm)(263.725mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C8-1(264.125mm,94.825mm) on Top Layer And Track (263.725mm,94.8mm)(264.525mm,94.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C8-1(264.125mm,94.825mm) on Top Layer And Track (264.525mm,94.8mm)(264.525mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C8-2(264.125mm,96.375mm) on Top Layer And Track (263.725mm,94.8mm)(263.725mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C8-2(264.125mm,96.375mm) on Top Layer And Track (263.725mm,96.4mm)(264.525mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C8-2(264.125mm,96.375mm) on Top Layer And Track (264.525mm,94.8mm)(264.525mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C9-1(270.325mm,93.55mm) on Top Layer And Track (269.925mm,91.975mm)(269.925mm,93.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C9-1(270.325mm,93.55mm) on Top Layer And Track (269.925mm,93.575mm)(270.725mm,93.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C9-1(270.325mm,93.55mm) on Top Layer And Track (270.725mm,91.975mm)(270.725mm,93.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C9-2(270.325mm,92mm) on Top Layer And Track (269.925mm,91.975mm)(269.925mm,93.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C9-2(270.325mm,92mm) on Top Layer And Track (269.925mm,91.975mm)(270.725mm,91.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad C9-2(270.325mm,92mm) on Top Layer And Track (270.725mm,91.975mm)(270.725mm,93.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad D1-1(258.125mm,121mm) on Top Layer And Track (258mm,119.55mm)(258mm,122.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad D1-2(261.875mm,121mm) on Top Layer And Track (262mm,119.55mm)(262mm,122.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad D2-1(303.4mm,130.175mm) on Top Layer And Track (302.725mm,130.425mm)(304.075mm,130.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad D3-2(230.086mm,116.2mm) on Top Layer And Track (230.336mm,115.525mm)(230.336mm,116.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad DIV_BRIGHT-1(297.335mm,96.155mm) on Multi-Layer And Track (296.516mm,92.65mm)(296.516mm,99.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.102mm) Between Pad DIV_BRIGHT-3(302.415mm,96.155mm) on Multi-Layer And Track (303.216mm,92.65mm)(303.216mm,99.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.102mm) Between Pad EXPR-R(260.77mm,138.1mm) on Multi-Layer And Track (261mm,127.3mm)(261mm,138.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad EXPR-R(260.77mm,138.1mm) on Multi-Layer And Track (261mm,138.8mm)(270.5mm,138.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.102mm) Between Pad EXPR-T(260.77mm,131.75mm) on Multi-Layer And Track (261mm,127.3mm)(261mm,138.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.007mm < 0.102mm) Between Pad IC100-1(219.8mm,111.19mm) on Top Layer And Text "C108" (219.193mm,109.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.007mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-1(219.8mm,111.19mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.102mm) Between Pad IC100-10(214.35mm,116.27mm) on Top Layer And Text "R102" (211.928mm,116.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-10(214.35mm,116.27mm) on Top Layer And Track (215.043mm,110.6mm)(215.043mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-11(214.35mm,115mm) on Top Layer And Track (215.043mm,110.6mm)(215.043mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-12(214.35mm,113.73mm) on Top Layer And Text "R101" (211.928mm,113.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-12(214.35mm,113.73mm) on Top Layer And Track (215.043mm,110.6mm)(215.043mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-13(214.35mm,112.46mm) on Top Layer And Track (215.043mm,110.6mm)(215.043mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-14(214.35mm,111.19mm) on Top Layer And Track (215.043mm,110.6mm)(215.043mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-2(219.8mm,112.46mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-3(219.8mm,113.73mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-4(219.8mm,115mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-5(219.8mm,116.27mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-6(219.8mm,117.54mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-7(219.8mm,118.81mm) on Top Layer And Track (219.107mm,110.6mm)(219.107mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC100-8(214.35mm,118.81mm) on Top Layer And Track (215.043mm,110.6mm)(215.043mm,119.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-1(208.45mm,104.125mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-10(208.45mm,92.695mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-11(208.45mm,91.425mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-12(208.45mm,90.155mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-13(208.45mm,88.885mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-14(208.45mm,87.615mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.102mm) Between Pad IC101-15(217.65mm,87.615mm) on Top Layer And Text "BYPLED" (218.234mm,86.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-15(217.65mm,87.615mm) on Top Layer And Text "C107" (214.697mm,87.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-15(217.65mm,87.615mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-16(217.65mm,88.885mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-17(217.65mm,90.155mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-18(217.65mm,91.425mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-19(217.65mm,92.695mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-2(208.45mm,102.855mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-21(217.65mm,95.235mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-23(217.65mm,97.775mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-24(217.65mm,99.045mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-25(217.65mm,100.315mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-26(217.65mm,101.585mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-27(217.65mm,102.855mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-28(217.65mm,104.125mm) on Top Layer And Track (216.75mm,86.82mm)(216.75mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-3(208.45mm,101.585mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-5(208.45mm,99.045mm) on Top Layer And Text "C105" (205.502mm,99.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-5(208.45mm,99.045mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-8(208.45mm,95.235mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC101-9(208.45mm,93.965mm) on Top Layer And Track (209.35mm,86.82mm)(209.35mm,104.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC102-1(211.799mm,83.329mm) on Top Layer And Track (211.299mm,83.779mm)(214.199mm,83.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC102-2(212.749mm,83.329mm) on Top Layer And Track (211.299mm,83.779mm)(214.199mm,83.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC102-5(211.799mm,85.829mm) on Top Layer And Track (211.299mm,85.379mm)(214.199mm,85.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-1(277.575mm,91.995mm) on Top Layer And Track (276.85mm,91.4mm)(276.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-2(277.575mm,93.265mm) on Top Layer And Track (276.85mm,91.4mm)(276.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-3(277.575mm,94.535mm) on Top Layer And Track (276.85mm,91.4mm)(276.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-4(277.575mm,95.805mm) on Top Layer And Track (276.85mm,91.4mm)(276.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-5(272.125mm,95.805mm) on Top Layer And Track (272.85mm,91.4mm)(272.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-6(272.125mm,94.535mm) on Top Layer And Track (272.85mm,91.4mm)(272.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-7(272.125mm,93.265mm) on Top Layer And Track (272.85mm,91.4mm)(272.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC1-8(272.125mm,91.995mm) on Top Layer And Track (272.85mm,91.4mm)(272.85mm,96.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC2-1(291.725mm,130.5mm) on Top Layer And Track (291.275mm,130mm)(291.275mm,132.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC2-4(289.225mm,132.4mm) on Top Layer And Track (289.675mm,130mm)(289.675mm,132.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC3-5(294.07mm,103.525mm) on Top Layer And Text "C14" (292.405mm,102.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-1(231.637mm,102.907mm) on Top Layer And Track (229.137mm,102.182mm)(232.137mm,102.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-10(231.637mm,98.457mm) on Top Layer And Text "C15" (230.544mm,98.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-10(231.637mm,98.457mm) on Top Layer And Track (229.137mm,99.182mm)(232.137mm,99.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-3(230.637mm,102.907mm) on Top Layer And Track (229.137mm,102.182mm)(232.137mm,102.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-4(230.137mm,102.907mm) on Top Layer And Track (229.137mm,102.182mm)(232.137mm,102.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-5(229.637mm,102.907mm) on Top Layer And Track (229.137mm,102.182mm)(232.137mm,102.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-6(229.637mm,98.457mm) on Top Layer And Track (229.137mm,99.182mm)(232.137mm,99.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-7(230.137mm,98.457mm) on Top Layer And Track (229.137mm,99.182mm)(232.137mm,99.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-8(230.637mm,98.457mm) on Top Layer And Text "C15" (230.544mm,98.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-8(230.637mm,98.457mm) on Top Layer And Track (229.137mm,99.182mm)(232.137mm,99.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-9(231.137mm,98.457mm) on Top Layer And Text "C15" (230.544mm,98.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad IC6-9(231.137mm,98.457mm) on Top Layer And Track (229.137mm,99.182mm)(232.137mm,99.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-2(232.386mm,120.93mm) on Top Layer And Track (232.15mm,117.2mm)(232.15mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-3(232.386mm,123.47mm) on Top Layer And Track (232.15mm,117.2mm)(232.15mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-4(232.386mm,126.01mm) on Top Layer And Track (232.15mm,117.2mm)(232.15mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-5(225.386mm,126.01mm) on Top Layer And Track (225.65mm,117.2mm)(225.65mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-6(225.386mm,123.47mm) on Top Layer And Track (225.65mm,117.2mm)(225.65mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-7(225.386mm,120.93mm) on Top Layer And Track (225.65mm,117.2mm)(225.65mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad K1-8(225.386mm,118.39mm) on Top Layer And Track (225.65mm,117.2mm)(225.65mm,127.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad L1-1(265.675mm,94.875mm) on Top Layer And Track (266.183mm,94.494mm)(266.691mm,94.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad L1-1(265.675mm,94.875mm) on Top Layer And Track (266.183mm,95.256mm)(266.31mm,95.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.102mm) Between Pad L1-2(267.227mm,94.875mm) on Top Layer And Track (266.183mm,94.494mm)(266.691mm,94.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.102mm) Between Pad L1-2(267.227mm,94.875mm) on Top Layer And Track (266.564mm,95.256mm)(266.691mm,95.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.102mm) Between Pad MIDI_IN-R(296.15mm,137.5mm) on Multi-Layer And Track (295.45mm,136.4mm)(295.45mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_IN-R(296.15mm,137.5mm) on Multi-Layer And Track (295.45mm,136.4mm)(302.55mm,136.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_IN-S(299mm,136.7mm) on Multi-Layer And Text "C10" (298.399mm,135.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_IN-S(299mm,136.7mm) on Multi-Layer And Track (295.45mm,136.4mm)(302.55mm,136.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_IN-T(295.7mm,145.5mm) on Multi-Layer And Track (295.45mm,136.4mm)(295.45mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.102mm) Between Pad MIDI_IN-T(302.3mm,145.5mm) on Multi-Layer And Track (302.55mm,136.4mm)(302.55mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.102mm) Between Pad MIDI_THRU-R(285.15mm,137.5mm) on Multi-Layer And Track (284.45mm,136.4mm)(284.45mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_THRU-R(285.15mm,137.5mm) on Multi-Layer And Track (284.45mm,136.4mm)(291.55mm,136.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_THRU-S(288mm,136.7mm) on Multi-Layer And Text "R8" (288.63mm,135.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_THRU-S(288mm,136.7mm) on Multi-Layer And Track (284.45mm,136.4mm)(291.55mm,136.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_THRU-S(290.85mm,137.5mm) on Multi-Layer And Track (284.45mm,136.4mm)(291.55mm,136.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.102mm) Between Pad MIDI_THRU-S(290.85mm,137.5mm) on Multi-Layer And Track (291.55mm,136.4mm)(291.55mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad MIDI_THRU-T(284.7mm,145.5mm) on Multi-Layer And Track (284.45mm,136.4mm)(284.45mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.102mm) Between Pad MIDI_THRU-T(291.3mm,145.5mm) on Multi-Layer And Track (291.55mm,136.4mm)(291.55mm,148.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad OK1-6(295.225mm,130.18mm) on Top Layer And Text "C11" (294.628mm,129.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad OK2-1(234.63mm,116.95mm) on Top Layer And Text "C115" (233.985mm,116.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.102mm) Between Pad OK2-1(234.63mm,116.95mm) on Top Layer And Track (233.9mm,117.8mm)(237.9mm,117.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad OK2-3(237.17mm,116.95mm) on Top Layer And Text "C115" (233.985mm,116.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.102mm) Between Pad OK2-3(237.17mm,116.95mm) on Top Layer And Track (233.9mm,117.8mm)(237.9mm,117.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.102mm) Between Pad OK2-4(237.17mm,123.45mm) on Top Layer And Track (233.9mm,122.6mm)(237.9mm,122.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.102mm) Between Pad OK2-6(234.63mm,123.45mm) on Top Layer And Track (233.9mm,122.6mm)(237.9mm,122.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.102mm) Between Pad OUTPUT-RN(247.23mm,138.1mm) on Multi-Layer And Track (237.7mm,138.8mm)(247.2mm,138.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.102mm) Between Pad OUTPUT-RN(247.23mm,138.1mm) on Multi-Layer And Track (247.2mm,127.3mm)(247.2mm,138.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.102mm) Between Pad OUTPUT-TN(247.23mm,131.75mm) on Multi-Layer And Track (247.2mm,127.3mm)(247.2mm,138.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT0-1(268.25mm,126.3mm) on Multi-Layer And Track (261mm,127.3mm)(270.5mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT0-2(265.75mm,126.3mm) on Multi-Layer And Track (261mm,127.3mm)(270.5mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT0-3(263.25mm,126.3mm) on Multi-Layer And Track (261mm,127.3mm)(270.5mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT1-1(244.95mm,126.3mm) on Multi-Layer And Track (237.7mm,127.3mm)(247.2mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT1-3(239.95mm,126.3mm) on Multi-Layer And Track (237.7mm,127.3mm)(247.2mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad POT2-1(273.25mm,116.45mm) on Multi-Layer And Track (272.25mm,109.2mm)(272.25mm,118.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad POT2-2(273.25mm,113.95mm) on Multi-Layer And Track (272.25mm,109.2mm)(272.25mm,118.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad POT2-3(273.25mm,111.45mm) on Multi-Layer And Track (272.25mm,109.2mm)(272.25mm,118.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad POT3-1(239.95mm,121.45mm) on Multi-Layer And Text "R11" (238.344mm,119.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT3-1(239.95mm,121.45mm) on Multi-Layer And Track (237.7mm,120.45mm)(247.2mm,120.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad POT3-2(242.45mm,121.45mm) on Multi-Layer And Track (237.7mm,120.45mm)(247.2mm,120.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad PS_BRIGHT-1(310.49mm,106.09mm) on Multi-Layer And Track (311.309mm,102.595mm)(311.309mm,109.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad PS_BRIGHT-2(307.95mm,103.55mm) on Multi-Layer And Text "R13" (306.832mm,102.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.102mm) Between Pad PS_BRIGHT-3(305.41mm,106.09mm) on Multi-Layer And Track (304.609mm,102.595mm)(304.609mm,109.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Q1-1(246.5mm,101.25mm) on Top Layer And Track (246.075mm,100.8mm)(246.075mm,103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Q1-2(246.5mm,102.55mm) on Top Layer And Track (246.075mm,100.8mm)(246.075mm,103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Q1-3(244.25mm,101.9mm) on Top Layer And Track (244.7mm,100.8mm)(244.7mm,102.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R100-2(208.6mm,113.6mm) on Top Layer And Track (208.2mm,112.025mm)(208.2mm,113.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R100-2(208.6mm,113.6mm) on Top Layer And Track (208.2mm,113.625mm)(209mm,113.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R100-2(208.6mm,113.6mm) on Top Layer And Track (209mm,112.025mm)(209mm,113.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-1(237.1mm,87mm) on Top Layer And Track (234.025mm,86.2mm)(237.225mm,86.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-1(237.1mm,87mm) on Top Layer And Track (234.025mm,87.8mm)(237.225mm,87.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-1(237.1mm,87mm) on Top Layer And Track (237.225mm,86.2mm)(237.225mm,87.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.102mm) Between Pad R10-2(234.15mm,87mm) on Top Layer And Text "BYP_BRIGHT" (225.993mm,87.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-2(234.15mm,87mm) on Top Layer And Text "FSW" (233.407mm,86.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-2(234.15mm,87mm) on Top Layer And Track (234.025mm,86.2mm)(234.025mm,87.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-2(234.15mm,87mm) on Top Layer And Track (234.025mm,86.2mm)(237.225mm,86.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R10-2(234.15mm,87mm) on Top Layer And Track (234.025mm,87.8mm)(237.225mm,87.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-1(212.55mm,113.73mm) on Top Layer And Text "R101" (211.928mm,113.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-1(212.55mm,113.73mm) on Top Layer And Track (212.15mm,113.705mm)(212.15mm,115.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-1(212.55mm,113.73mm) on Top Layer And Track (212.15mm,113.705mm)(212.95mm,113.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-1(212.55mm,113.73mm) on Top Layer And Track (212.95mm,113.705mm)(212.95mm,115.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-2(212.55mm,115.28mm) on Top Layer And Text "C100" (209.566mm,115.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-2(212.55mm,115.28mm) on Top Layer And Track (212.15mm,113.705mm)(212.15mm,115.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-2(212.55mm,115.28mm) on Top Layer And Track (212.15mm,115.305mm)(212.95mm,115.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R102-2(212.55mm,115.28mm) on Top Layer And Track (212.95mm,113.705mm)(212.95mm,115.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-1(208.45mm,107.45mm) on Top Layer And Track (208.05mm,105.875mm)(208.05mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-1(208.45mm,107.45mm) on Top Layer And Track (208.05mm,107.475mm)(208.85mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-1(208.45mm,107.45mm) on Top Layer And Track (208.85mm,105.875mm)(208.85mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-2(208.45mm,105.9mm) on Top Layer And Text "IC101" (207.432mm,105.676mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-2(208.45mm,105.9mm) on Top Layer And Track (208.05mm,105.875mm)(208.05mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-2(208.45mm,105.9mm) on Top Layer And Track (208.05mm,105.875mm)(208.85mm,105.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R103-2(208.45mm,105.9mm) on Top Layer And Track (208.85mm,105.875mm)(208.85mm,107.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R104-1(219.8mm,101.585mm) on Top Layer And Track (219.4mm,100.01mm)(219.4mm,101.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R104-1(219.8mm,101.585mm) on Top Layer And Track (219.4mm,101.61mm)(220.2mm,101.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R104-1(219.8mm,101.585mm) on Top Layer And Track (220.2mm,100.01mm)(220.2mm,101.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R104-2(219.8mm,100.035mm) on Top Layer And Track (219.4mm,100.01mm)(219.4mm,101.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R104-2(219.8mm,100.035mm) on Top Layer And Track (219.4mm,100.01mm)(220.2mm,100.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R104-2(219.8mm,100.035mm) on Top Layer And Track (220.2mm,100.01mm)(220.2mm,101.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R105-1(218.175mm,106.025mm) on Top Layer And Track (216.6mm,105.625mm)(218.2mm,105.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R105-1(218.175mm,106.025mm) on Top Layer And Track (216.6mm,106.425mm)(218.2mm,106.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R105-1(218.175mm,106.025mm) on Top Layer And Track (218.2mm,105.625mm)(218.2mm,106.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R105-2(216.625mm,106.025mm) on Top Layer And Track (216.6mm,105.625mm)(216.6mm,106.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R105-2(216.625mm,106.025mm) on Top Layer And Track (216.6mm,105.625mm)(218.2mm,105.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R105-2(216.625mm,106.025mm) on Top Layer And Track (216.6mm,106.425mm)(218.2mm,106.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-1(216.625mm,109.175mm) on Top Layer And Text "C109" (216.018mm,109.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-1(216.625mm,109.175mm) on Top Layer And Track (216.6mm,108.775mm)(216.6mm,109.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-1(216.625mm,109.175mm) on Top Layer And Track (216.6mm,108.775mm)(218.2mm,108.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-1(216.625mm,109.175mm) on Top Layer And Track (216.6mm,109.575mm)(218.2mm,109.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-2(218.175mm,109.175mm) on Top Layer And Text "C109" (216.018mm,109.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-2(218.175mm,109.175mm) on Top Layer And Track (216.6mm,108.775mm)(218.2mm,108.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-2(218.175mm,109.175mm) on Top Layer And Track (216.6mm,109.575mm)(218.2mm,109.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R106-2(218.175mm,109.175mm) on Top Layer And Track (218.2mm,108.775mm)(218.2mm,109.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R108-1(230.375mm,106.465mm) on Top Layer And Track (229.975mm,106.44mm)(229.975mm,108.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R108-1(230.375mm,106.465mm) on Top Layer And Track (229.975mm,106.44mm)(230.775mm,106.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R108-1(230.375mm,106.465mm) on Top Layer And Track (230.775mm,106.44mm)(230.775mm,108.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R108-2(230.375mm,108.015mm) on Top Layer And Track (229.975mm,106.44mm)(229.975mm,108.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R108-2(230.375mm,108.015mm) on Top Layer And Track (229.975mm,108.04mm)(230.775mm,108.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R108-2(230.375mm,108.015mm) on Top Layer And Track (230.775mm,106.44mm)(230.775mm,108.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R110-1(229.55mm,111.875mm) on Top Layer And Track (229.15mm,111.85mm)(229.15mm,113.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R110-1(229.55mm,111.875mm) on Top Layer And Track (229.15mm,111.85mm)(229.95mm,111.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R110-1(229.55mm,111.875mm) on Top Layer And Track (229.95mm,111.85mm)(229.95mm,113.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R110-2(229.55mm,113.425mm) on Top Layer And Track (229.15mm,111.85mm)(229.15mm,113.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R110-2(229.55mm,113.425mm) on Top Layer And Track (229.15mm,113.45mm)(229.95mm,113.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R110-2(229.55mm,113.425mm) on Top Layer And Track (229.95mm,111.85mm)(229.95mm,113.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R11-1(238.975mm,116.95mm) on Top Layer And Track (238.575mm,116.925mm)(238.575mm,118.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R11-1(238.975mm,116.95mm) on Top Layer And Track (238.575mm,116.925mm)(239.375mm,116.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R11-1(238.975mm,116.95mm) on Top Layer And Track (239.375mm,116.925mm)(239.375mm,118.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-1(212.55mm,122.175mm) on Top Layer And Track (212.15mm,120.6mm)(212.15mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-1(212.55mm,122.175mm) on Top Layer And Track (212.15mm,122.2mm)(212.95mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-1(212.55mm,122.175mm) on Top Layer And Track (212.95mm,120.6mm)(212.95mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-2(212.55mm,120.625mm) on Top Layer And Text "C113" (211.928mm,120.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-2(212.55mm,120.625mm) on Top Layer And Text "R112" (210.353mm,120.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-2(212.55mm,120.625mm) on Top Layer And Track (212.15mm,120.6mm)(212.15mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-2(212.55mm,120.625mm) on Top Layer And Track (212.15mm,120.6mm)(212.95mm,120.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R111-2(212.55mm,120.625mm) on Top Layer And Track (212.95mm,120.6mm)(212.95mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R11-2(238.975mm,118.5mm) on Top Layer And Track (238.575mm,116.925mm)(238.575mm,118.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R11-2(238.975mm,118.5mm) on Top Layer And Track (238.575mm,118.525mm)(239.375mm,118.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R11-2(238.975mm,118.5mm) on Top Layer And Track (239.375mm,116.925mm)(239.375mm,118.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R112-1(210.975mm,117.55mm) on Top Layer And Track (210.575mm,117.525mm)(210.575mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R112-1(210.975mm,117.55mm) on Top Layer And Track (210.575mm,117.525mm)(211.375mm,117.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R112-1(210.975mm,117.55mm) on Top Layer And Track (211.375mm,117.525mm)(211.375mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R112-2(210.975mm,119.1mm) on Top Layer And Track (210.575mm,117.525mm)(210.575mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R112-2(210.975mm,119.1mm) on Top Layer And Track (210.575mm,119.125mm)(211.375mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R112-2(210.975mm,119.1mm) on Top Layer And Track (211.375mm,117.525mm)(211.375mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R113-1(209.4mm,119.1mm) on Top Layer And Track (209.8mm,117.525mm)(209.8mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R113-1(209.4mm,119.1mm) on Top Layer And Track (209mm,117.525mm)(209mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R113-1(209.4mm,119.1mm) on Top Layer And Track (209mm,119.125mm)(209.8mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R113-2(209.4mm,117.55mm) on Top Layer And Track (209.8mm,117.525mm)(209.8mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R113-2(209.4mm,117.55mm) on Top Layer And Track (209mm,117.525mm)(209.8mm,117.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R113-2(209.4mm,117.55mm) on Top Layer And Track (209mm,117.525mm)(209mm,119.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-1(209.4mm,120.625mm) on Top Layer And Text "R113" (208.779mm,120.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-1(209.4mm,120.625mm) on Top Layer And Track (209.8mm,120.6mm)(209.8mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-1(209.4mm,120.625mm) on Top Layer And Track (209mm,120.6mm)(209.8mm,120.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-1(209.4mm,120.625mm) on Top Layer And Track (209mm,120.6mm)(209mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-2(209.4mm,122.175mm) on Top Layer And Track (209.8mm,120.6mm)(209.8mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-2(209.4mm,122.175mm) on Top Layer And Track (209mm,120.6mm)(209mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R114-2(209.4mm,122.175mm) on Top Layer And Track (209mm,122.2mm)(209.8mm,122.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R115-2(240.554mm,107.825mm) on Top Layer And Track (239.754mm,104.75mm)(239.754mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R115-2(240.554mm,107.825mm) on Top Layer And Track (239.754mm,107.95mm)(241.354mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R115-2(240.554mm,107.825mm) on Top Layer And Track (241.354mm,104.75mm)(241.354mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-1(235.8mm,107.825mm) on Top Layer And Track (235mm,104.75mm)(235mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-1(235.8mm,107.825mm) on Top Layer And Track (235mm,107.95mm)(236.6mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-1(235.8mm,107.825mm) on Top Layer And Track (236.6mm,104.75mm)(236.6mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-2(235.8mm,104.875mm) on Top Layer And Text "C116" (234.29mm,104.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-2(235.8mm,104.875mm) on Top Layer And Track (235mm,104.75mm)(235mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-2(235.8mm,104.875mm) on Top Layer And Track (235mm,104.75mm)(236.6mm,104.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R117-2(235.8mm,104.875mm) on Top Layer And Track (236.6mm,104.75mm)(236.6mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R12-1(248.1mm,102.8mm) on Top Layer And Track (247.7mm,101.225mm)(247.7mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R12-1(248.1mm,102.8mm) on Top Layer And Track (247.7mm,102.825mm)(248.5mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R12-1(248.1mm,102.8mm) on Top Layer And Track (248.5mm,101.225mm)(248.5mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R12-2(248.1mm,101.25mm) on Top Layer And Track (247.7mm,101.225mm)(247.7mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R12-2(248.1mm,101.25mm) on Top Layer And Track (247.7mm,101.225mm)(248.5mm,101.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R12-2(248.1mm,101.25mm) on Top Layer And Track (248.5mm,101.225mm)(248.5mm,102.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R13-1(307.54mm,101mm) on Top Layer And Track (307.415mm,100.2mm)(307.415mm,101.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R13-1(307.54mm,101mm) on Top Layer And Track (307.415mm,100.2mm)(310.615mm,100.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R13-1(307.54mm,101mm) on Top Layer And Track (307.415mm,101.8mm)(310.615mm,101.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R14-1(304.7mm,97.775mm) on Top Layer And Track (303.9mm,94.7mm)(303.9mm,97.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R14-1(304.7mm,97.775mm) on Top Layer And Track (303.9mm,97.9mm)(305.5mm,97.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R14-1(304.7mm,97.775mm) on Top Layer And Track (305.5mm,94.7mm)(305.5mm,97.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R14-2(304.7mm,94.825mm) on Top Layer And Track (303.9mm,94.7mm)(303.9mm,97.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R14-2(304.7mm,94.825mm) on Top Layer And Track (303.9mm,94.7mm)(305.5mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R14-2(304.7mm,94.825mm) on Top Layer And Track (305.5mm,94.7mm)(305.5mm,97.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R15-1(265.665mm,86.888mm) on Top Layer And Text "TAPFSW" (262.189mm,86.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R15-1(265.665mm,86.888mm) on Top Layer And Track (265.54mm,86.088mm)(265.54mm,87.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R15-1(265.665mm,86.888mm) on Top Layer And Track (265.54mm,86.088mm)(268.74mm,86.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R15-1(265.665mm,86.888mm) on Top Layer And Track (265.54mm,87.688mm)(268.74mm,87.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R4-1(252.86mm,83.25mm) on Top Layer And Track (251.285mm,82.85mm)(252.885mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R4-1(252.86mm,83.25mm) on Top Layer And Track (251.285mm,83.65mm)(252.885mm,83.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R4-1(252.86mm,83.25mm) on Top Layer And Track (252.885mm,82.85mm)(252.885mm,83.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R4-2(251.31mm,83.25mm) on Top Layer And Track (251.285mm,82.85mm)(251.285mm,83.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R4-2(251.31mm,83.25mm) on Top Layer And Track (251.285mm,82.85mm)(252.885mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R4-2(251.31mm,83.25mm) on Top Layer And Track (251.285mm,83.65mm)(252.885mm,83.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R5-2(279.35mm,93.05mm) on Top Layer And Track (278.95mm,91.475mm)(278.95mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R5-2(279.35mm,93.05mm) on Top Layer And Track (278.95mm,93.075mm)(279.75mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R5-2(279.35mm,93.05mm) on Top Layer And Track (279.75mm,91.475mm)(279.75mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R6-1(299.975mm,128.45mm) on Top Layer And Track (299.95mm,128.05mm)(299.95mm,128.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R6-1(299.975mm,128.45mm) on Top Layer And Track (299.95mm,128.05mm)(301.55mm,128.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R6-1(299.975mm,128.45mm) on Top Layer And Track (299.95mm,128.85mm)(301.55mm,128.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R6-2(301.525mm,128.45mm) on Top Layer And Track (299.95mm,128.05mm)(301.55mm,128.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R6-2(301.525mm,128.45mm) on Top Layer And Track (299.95mm,128.85mm)(301.55mm,128.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R6-2(301.525mm,128.45mm) on Top Layer And Track (301.55mm,128.05mm)(301.55mm,128.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R7-1(293.41mm,129.9mm) on Top Layer And Track (293.01mm,129.875mm)(293.01mm,131.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R7-1(293.41mm,129.9mm) on Top Layer And Track (293.01mm,129.875mm)(293.81mm,129.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R7-1(293.41mm,129.9mm) on Top Layer And Track (293.81mm,129.875mm)(293.81mm,131.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R7-2(293.41mm,131.45mm) on Top Layer And Track (293.01mm,129.875mm)(293.01mm,131.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R7-2(293.41mm,131.45mm) on Top Layer And Track (293.01mm,131.475mm)(293.81mm,131.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R7-2(293.41mm,131.45mm) on Top Layer And Track (293.81mm,129.875mm)(293.81mm,131.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-1(289.225mm,134.075mm) on Top Layer And Text "IC2" (288.505mm,133.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-1(289.225mm,134.075mm) on Top Layer And Track (289.2mm,133.675mm)(289.2mm,134.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-1(289.225mm,134.075mm) on Top Layer And Track (289.2mm,133.675mm)(290.8mm,133.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-1(289.225mm,134.075mm) on Top Layer And Track (289.2mm,134.475mm)(290.8mm,134.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-2(290.775mm,134.075mm) on Top Layer And Text "IC2" (288.505mm,133.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-2(290.775mm,134.075mm) on Top Layer And Track (289.2mm,133.675mm)(290.8mm,133.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-2(290.775mm,134.075mm) on Top Layer And Track (289.2mm,134.475mm)(290.8mm,134.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R8-2(290.775mm,134.075mm) on Top Layer And Track (290.8mm,133.675mm)(290.8mm,134.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R9-1(282.6mm,137.5mm) on Top Layer And Track (282.2mm,135.925mm)(282.2mm,137.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R9-1(282.6mm,137.5mm) on Top Layer And Track (282.2mm,137.525mm)(283mm,137.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R9-1(282.6mm,137.5mm) on Top Layer And Track (283mm,135.925mm)(283mm,137.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R9-2(282.6mm,135.95mm) on Top Layer And Track (282.2mm,135.925mm)(282.2mm,137.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R9-2(282.6mm,135.95mm) on Top Layer And Track (282.2mm,135.925mm)(283mm,135.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad R9-2(282.6mm,135.95mm) on Top Layer And Track (283mm,135.925mm)(283mm,137.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad REG1-1(252.45mm,110.2mm) on Top Layer And Track (251.4mm,111.275mm)(258.1mm,111.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad REG1-2(254.75mm,116.05mm) on Top Layer And Track (251.4mm,114.975mm)(258.1mm,114.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad S1-1(288.45mm,121.5mm) on Multi-Layer And Track (289.25mm,117.8mm)(289.25mm,130.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad S1-2(288.45mm,124mm) on Multi-Layer And Track (289.25mm,117.8mm)(289.25mm,130.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad S1-3(288.45mm,126.5mm) on Multi-Layer And Track (289.25mm,117.8mm)(289.25mm,130.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad S1-4(302.95mm,121.5mm) on Multi-Layer And Track (302.65mm,117.8mm)(302.65mm,130.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.102mm) Between Pad S1-5(302.95mm,126.5mm) on Multi-Layer And Track (302.65mm,117.8mm)(302.65mm,130.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.102mm) Between Pad TAP_BRIGHT-1(273.4mm,85.709mm) on Multi-Layer And Track (269.895mm,86.528mm)(276.895mm,86.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.102mm) Between Pad TAP_BRIGHT-3(273.4mm,80.629mm) on Multi-Layer And Track (269.895mm,79.828mm)(276.895mm,79.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad U1-16(255.725mm,89.9mm) on Top Layer And Text "C7" (256.032mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad U1-17(256.525mm,89.9mm) on Top Layer And Text "C7" (256.032mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad U1-18(257.325mm,89.9mm) on Top Layer And Text "C7" (256.032mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad VOLUME-1(221.6mm,126.3mm) on Multi-Layer And Track (214.35mm,127.3mm)(223.85mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.102mm) Between Pad VOLUME-1(221.6mm,126.3mm) on Multi-Layer And Track (222.25mm,124.85mm)(222.25mm,127.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad VOLUME-2(219.1mm,126.3mm) on Multi-Layer And Track (214.35mm,127.3mm)(223.85mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.102mm) Between Pad VOLUME-3(216.6mm,126.3mm) on Multi-Layer And Track (214.35mm,127.3mm)(223.85mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Y100-1(205.85mm,94.575mm) on Top Layer And Track (205.1mm,91.725mm)(205.1mm,94.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Y100-1(205.85mm,94.575mm) on Top Layer And Track (206.6mm,91.725mm)(206.6mm,94.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Y100-2(205.85mm,92.075mm) on Top Layer And Track (205.1mm,91.725mm)(205.1mm,94.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.102mm) Between Pad Y100-2(205.85mm,92.075mm) on Top Layer And Track (206.6mm,91.725mm)(206.6mm,94.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :470

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (242.4mm,104.875mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (248.7mm,110.2mm) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Text "EXPR" (259.004mm,153.033mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Text "INPUT" (208.128mm,153.033mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Text "MIDI_IN" (294.564mm,152.248mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Text "MIDI_THRU" (283.566mm,152.248mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Text "OUTPUT" (229.235mm,153.033mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (208.094mm,127.85mm)(208.094mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (208.094mm,148.45mm)(212.3mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (212.3mm,148.45mm)(212.3mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (212.3mm,151.4mm)(223.7mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (223.7mm,148.45mm)(223.7mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (233.415mm,148.45mm)(233.415mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (233.415mm,148.45mm)(244.815mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (233.415mm,151.4mm)(244.815mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (244.815mm,148.45mm)(244.815mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (244.815mm,148.45mm)(249.021mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (249.021mm,127.85mm)(249.021mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (258.979mm,127.85mm)(258.979mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (258.979mm,148.45mm)(263.185mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (263.185mm,148.45mm)(263.185mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (263.185mm,148.45mm)(274.585mm,148.45mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (263.185mm,151.4mm)(274.585mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (274.585mm,148.45mm)(274.585mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (285mm,148.9mm)(285mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (285mm,151.4mm)(291mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (291mm,148.9mm)(291mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (296mm,148.9mm)(296mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (296mm,151.4mm)(302mm,151.4mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.2mm) Between Board Edge And Track (302mm,148.9mm)(302mm,151.4mm) on Top Overlay 
Rule Violations :28

Processing Rule : Height Constraint (Min=0mm) (Max=1816.048mm) (Prefered=12.7mm) (Disabled)(All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02