

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 10:00:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIX_MULTIPLICATION_16_PIPELINE_1
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   83|   83|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |   81|   81|         9|          -|          -|     9|    no    |
        | + Product  |    6|    6|         3|          2|          1|     3|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|    110|     91|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    123|
|Register         |        -|      -|     55|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    165|    214|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_149_p2                  |     +    |      0|  11|   8|           2|           1|
    |indvar_flatten_next_fu_143_p2  |     +    |      0|  17|   9|           4|           1|
    |j_1_fu_274_p2                  |     +    |      0|  11|   8|           2|           1|
    |k_1_fu_220_p2                  |     +    |      0|  11|   8|           2|           1|
    |tmp_11_fu_258_p2               |     +    |      0|   0|   8|           5|           5|
    |tmp_2_fu_230_p2                |     +    |      0|  20|  10|           5|           5|
    |tmp_s_fu_203_p2                |     +    |      0|  20|  10|           5|           5|
    |tmp_10_fu_252_p2               |     -    |      0|   0|   8|           5|           5|
    |tmp_1_fu_193_p2                |     -    |      0|  20|  10|           5|           5|
    |exitcond1_fu_155_p2            |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_flatten_fu_137_p2     |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_214_p2             |   icmp   |      0|   0|   1|           2|           2|
    |j_mid2_fu_161_p3               |  select  |      0|   0|   2|           1|           1|
    |tmp_mid2_v_fu_169_p3           |  select  |      0|   0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 110|  91|          47|          44|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_104                |   9|          2|    2|          4|
    |indvar_flatten_reg_93    |   9|          2|    4|          8|
    |j_reg_115                |   9|          2|    2|          4|
    |k_phi_fu_130_p4          |   9|          2|    2|          4|
    |k_reg_126                |   9|          2|    2|          4|
    |res_address0             |  15|          3|    4|         12|
    |res_d0                   |  15|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         25|   34|         93|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |a_load_reg_341               |  8|   0|    8|          0|
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |b_load_reg_346               |  8|   0|    8|          0|
    |exitcond_reg_322             |  1|   0|    1|          0|
    |i_reg_104                    |  2|   0|    2|          0|
    |indvar_flatten_next_reg_292  |  4|   0|    4|          0|
    |indvar_flatten_reg_93        |  4|   0|    4|          0|
    |j_mid2_reg_297               |  2|   0|    2|          0|
    |j_reg_115                    |  2|   0|    2|          0|
    |k_1_reg_326                  |  2|   0|    2|          0|
    |k_reg_126                    |  2|   0|    2|          0|
    |res_addr_reg_317             |  4|   0|    4|          0|
    |tmp_1_reg_307                |  5|   0|    5|          0|
    |tmp_2_cast_reg_312           |  2|   0|    5|          3|
    |tmp_mid2_v_reg_302           |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 55|   0|   58|          3|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

