<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tfgg484-2L" LaunchTime="1694993825">
  <File Type="PA-TCL" Name="Display_gen.tcl"/>
  <File Type="REPORTS-TCL" Name="Display_gen_reports.tcl"/>
  <File Type="RDS-RDS" Name="Display_gen.vds"/>
  <File Type="RDS-DCP" Name="Display_gen.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/Display_gen.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Users/leopole1/HDMI IP TEST/HDMI IP TEST.srcs/sources_1/new/Display_gen.v"/>
        <Attr Name="ImportTime" Val="1695870540"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Display_gen"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="HDMI_transmitter"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_5fd0_v_hdmi_tx_0"/>
  <BlockFileSet Type="BlockSrcs" Name="VTC"/>
</GenRun>
