#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Oct 26 20:52:59 2025
# Process ID: 807859
# Current directory: /home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1
# Command line: vivado -log VGA_GEN_TEST.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source VGA_GEN_TEST.tcl -notrace
# Log file: /home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST.vdi
# Journal file: /home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source VGA_GEN_TEST.tcl -notrace
Command: link_design -top VGA_GEN_TEST -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.098 ; gain = 0.000 ; free physical = 2604 ; free virtual = 11381
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gatorila/Documents/PDS/VGA/VGA.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gatorila/Documents/PDS/VGA/VGA.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.469 ; gain = 0.000 ; free physical = 2489 ; free virtual = 11266
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1730.438 ; gain = 249.957 ; free physical = 2493 ; free virtual = 11271
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1836.094 ; gain = 105.656 ; free physical = 2460 ; free virtual = 11238

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2122a6e27

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2258.953 ; gain = 422.859 ; free physical = 2041 ; free virtual = 10819

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2122a6e27

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2122a6e27

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18c68df56

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 18c68df56

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18c68df56

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18c68df56

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
Ending Logic Optimization Task | Checksum: 1580224d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1580224d6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1580224d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
Ending Netlist Obfuscation Task | Checksum: 1580224d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.922 ; gain = 685.484 ; free physical = 1894 ; free virtual = 10672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.922 ; gain = 0.000 ; free physical = 1894 ; free virtual = 10672
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2447.938 ; gain = 0.000 ; free physical = 1890 ; free virtual = 10669
INFO: [Common 17-1381] The checkpoint '/home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGA_GEN_TEST_drc_opted.rpt -pb VGA_GEN_TEST_drc_opted.pb -rpx VGA_GEN_TEST_drc_opted.rpx
Command: report_drc -file VGA_GEN_TEST_drc_opted.rpt -pb VGA_GEN_TEST_drc_opted.pb -rpx VGA_GEN_TEST_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gatorila/Vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.754 ; gain = 97.816 ; free physical = 1859 ; free virtual = 10638
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1873 ; free virtual = 10653
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2bba76c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1873 ; free virtual = 10653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1873 ; free virtual = 10653

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4c7e4fe

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1826 ; free virtual = 10605

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eb2a1b80

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1879 ; free virtual = 10658

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eb2a1b80

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1879 ; free virtual = 10658
Phase 1 Placer Initialization | Checksum: eb2a1b80

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1879 ; free virtual = 10658

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14f128245

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1865 ; free virtual = 10644

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18a55012c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603
Phase 2.2 Global Placement Core | Checksum: 12c105737

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603
Phase 2 Global Placement | Checksum: 12c105737

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131e4a392

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c576a2bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d3959e8c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d3959e8c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1823 ; free virtual = 10603

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 136b3001e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1832 ; free virtual = 10612

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e888ea19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1832 ; free virtual = 10612

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e888ea19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1832 ; free virtual = 10612
Phase 3 Detail Placement | Checksum: e888ea19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1832 ; free virtual = 10612

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 905d80e7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 905d80e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1778 ; free virtual = 10557
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: bd0f1e25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1778 ; free virtual = 10557
Phase 4.1 Post Commit Optimization | Checksum: bd0f1e25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1778 ; free virtual = 10557

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bd0f1e25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bd0f1e25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558
Phase 4.4 Final Placement Cleanup | Checksum: d6175fe9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d6175fe9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558
Ending Placer Task | Checksum: 8ec3a773

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1790 ; free virtual = 10569
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1790 ; free virtual = 10569
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1786 ; free virtual = 10567
INFO: [Common 17-1381] The checkpoint '/home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file VGA_GEN_TEST_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1783 ; free virtual = 10563
INFO: [runtcl-4] Executing : report_utilization -file VGA_GEN_TEST_utilization_placed.rpt -pb VGA_GEN_TEST_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VGA_GEN_TEST_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10558
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10537
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.754 ; gain = 0.000 ; free physical = 1752 ; free virtual = 10532
INFO: [Common 17-1381] The checkpoint '/home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 28f83128 ConstDB: 0 ShapeSum: 65cb764b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10c5c5714

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.926 ; gain = 0.000 ; free physical = 1635 ; free virtual = 10415
Post Restoration Checksum: NetGraph: 68831c38 NumContArr: a3d93adc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10c5c5714

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.926 ; gain = 0.000 ; free physical = 1633 ; free virtual = 10413

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10c5c5714

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.926 ; gain = 0.000 ; free physical = 1602 ; free virtual = 10382

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10c5c5714

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.926 ; gain = 0.000 ; free physical = 1602 ; free virtual = 10382
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 194d9585c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.934 ; gain = 0.008 ; free physical = 1597 ; free virtual = 10377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.515  | TNS=0.000  | WHS=-0.121 | THS=-1.404 |

Phase 2 Router Initialization | Checksum: 269223377

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.934 ; gain = 0.008 ; free physical = 1597 ; free virtual = 10377

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 76
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 76
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1920271ea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.331  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17ad39592

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.331  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19364b27d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369
Phase 4 Rip-up And Reroute | Checksum: 19364b27d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19364b27d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19364b27d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369
Phase 5 Delay and Skew Optimization | Checksum: 19364b27d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 144c828c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.410  | TNS=0.000  | WHS=0.173  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f0e4b534

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369
Phase 6 Post Hold Fix | Checksum: f0e4b534

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0170613 %
  Global Horizontal Routing Utilization  = 0.0115825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147770494

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1589 ; free virtual = 10369

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147770494

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1587 ; free virtual = 10367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16eabb6d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1587 ; free virtual = 10367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.410  | TNS=0.000  | WHS=0.173  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16eabb6d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1587 ; free virtual = 10367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2606.938 ; gain = 4.012 ; free physical = 1612 ; free virtual = 10392

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2606.938 ; gain = 61.184 ; free physical = 1612 ; free virtual = 10392
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.938 ; gain = 0.000 ; free physical = 1612 ; free virtual = 10392
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2606.938 ; gain = 0.000 ; free physical = 1605 ; free virtual = 10386
INFO: [Common 17-1381] The checkpoint '/home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGA_GEN_TEST_drc_routed.rpt -pb VGA_GEN_TEST_drc_routed.pb -rpx VGA_GEN_TEST_drc_routed.rpx
Command: report_drc -file VGA_GEN_TEST_drc_routed.rpt -pb VGA_GEN_TEST_drc_routed.pb -rpx VGA_GEN_TEST_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2780.262 ; gain = 173.324 ; free physical = 1400 ; free virtual = 10180
INFO: [runtcl-4] Executing : report_methodology -file VGA_GEN_TEST_methodology_drc_routed.rpt -pb VGA_GEN_TEST_methodology_drc_routed.pb -rpx VGA_GEN_TEST_methodology_drc_routed.rpx
Command: report_methodology -file VGA_GEN_TEST_methodology_drc_routed.rpt -pb VGA_GEN_TEST_methodology_drc_routed.pb -rpx VGA_GEN_TEST_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gatorila/Documents/PDS/VGA/VGA.runs/impl_1/VGA_GEN_TEST_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.262 ; gain = 0.000 ; free physical = 1505 ; free virtual = 10285
INFO: [runtcl-4] Executing : report_power -file VGA_GEN_TEST_power_routed.rpt -pb VGA_GEN_TEST_power_summary_routed.pb -rpx VGA_GEN_TEST_power_routed.rpx
Command: report_power -file VGA_GEN_TEST_power_routed.rpt -pb VGA_GEN_TEST_power_summary_routed.pb -rpx VGA_GEN_TEST_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file VGA_GEN_TEST_route_status.rpt -pb VGA_GEN_TEST_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VGA_GEN_TEST_timing_summary_routed.rpt -pb VGA_GEN_TEST_timing_summary_routed.pb -rpx VGA_GEN_TEST_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file VGA_GEN_TEST_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file VGA_GEN_TEST_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VGA_GEN_TEST_bus_skew_routed.rpt -pb VGA_GEN_TEST_bus_skew_routed.pb -rpx VGA_GEN_TEST_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force VGA_GEN_TEST.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./VGA_GEN_TEST.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2940.625 ; gain = 160.363 ; free physical = 1381 ; free virtual = 10164
INFO: [Common 17-206] Exiting Vivado at Sun Oct 26 20:55:01 2025...
