"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\ALU.v", "Verilog", 28, 2, 8, 38
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\ALU_Decoder.v", "Verilog", 13, 1, 5, 19
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Control_Unit.v", "Verilog", 22, 0, 8, 30
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Data_Memory.v", "Verilog", 12, 1, 7, 20
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Instruction_Memory.v", "Verilog", 10, 0, 5, 15
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Main_Decoder.v", "Verilog", 0, 0, 1, 1
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\PC_Adder.v", "Verilog", 0, 0, 1, 1
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\ProgramCounter.v", "Verilog", 0, 0, 1, 1
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Register.v", "Verilog", 14, 2, 5, 21
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Single_Cycle_Top.v", "Verilog", 75, 0, 11, 86
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Single_Cycle_Top_Tb.v", "Verilog", 24, 0, 7, 31
"Total", "-", 198, 6, 59, 263