;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SLT 12, @12
	CMP @127, 103
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SPL 92, <16
	SUB -1, <-20
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SLT 300, 90
	MOV -17, <-20
	ADD @-121, 103
	SUB @121, 103
	MOV #472, 200
	MOV #472, 200
	MOV 779, <66
	SLT 779, <66
	MOV #472, 200
	MOV -17, <-20
	MOV -17, <-20
	CMP @121, 103
	DJN -1, @-120
	CMP @121, 103
	CMP @121, 103
	DJN -7, @-460
	SUB @127, 103
	CMP @127, 100
	CMP @121, 103
	SUB @127, 103
	SUB @101, -100
	SUB @101, -100
	MOV #472, 200
	MOV #472, 200
	JMP @172, #200
	MOV #472, 200
	CMP @127, 103
	CMP 12, @-15
	SUB 1, <-1
	MOV @121, 103
	SUB -701, -660
	JMP @172, #200
	SUB @121, 103
	SLT <0, @2
	CMP -7, <-420
