


ARM Macro Assembler    Page 1 Lab Exercise Four Library


    1 00000000                 TTL              Lab Exercise Four Library
    2 00000000         ;****************************************************************
    3 00000000         ;Provides the following subroutines for Lab Exercise Four:
    4 00000000         ;* InitData
    5 00000000         ;* LoadData
    6 00000000         ;* TestData
    7 00000000         ;Requires the following word variables for interface:
    8 00000000         ;* P
    9 00000000         ;* Q
   10 00000000         ;Requires the following word array for data:
   11 00000000         ;* Results [2 x 25]
   12 00000000         ;Name:  R. W. Melton
   13 00000000         ;Date:  February 15, 2021
   14 00000000         ;Class:  CMPE-250
   15 00000000         ;Section:  All sections
   16 00000000         ;---------------------------------------------------------------
   17 00000000         ;Keil Simulator Template for KL05
   18 00000000         ;R. W. Melton
   19 00000000         ;January 13, 2025
   20 00000000         ;****************************************************************
   21 00000000         ;Assembler directives
   22 00000000                 THUMB
   24 00000000         ;****************************************************************
   25 00000000         ;EQUates
   26 00000000         ;Standard data masks
   27 00000000 000000FF 
                       BYTE_MASK
                               EQU              0xFF
   28 00000000 0000000F 
                       NIBBLE_MASK
                               EQU              0x0F
   29 00000000         ;Standard data sizes (in bits)
   30 00000000 00000008 
                       BYTE_BITS
                               EQU              8
   31 00000000 00000004 
                       NIBBLE_BITS
                               EQU              4
   32 00000000         ;Architecture data sizes (in bytes)
   33 00000000 00000004 
                       WORD_SIZE
                               EQU              4           ;Cortex-M0+



ARM Macro Assembler    Page 2 Lab Exercise Four Library


   34 00000000 00000002 
                       HALFWORD_SIZE
                               EQU              2           ;Cortex-M0+
   35 00000000         ;Architecture data masks
   36 00000000 0000FFFF 
                       HALFWORD_MASK
                               EQU              0xFFFF
   37 00000000         ;Return                 
   38 00000000 00000001 
                       RET_ADDR_T_MASK
                               EQU              1           ;Bit 0 of ret. addr. must be
   39 00000000         ;set for BX, BLX, or POP
   40 00000000         ;mask in thumb mode
   41 00000000         ;---------------------------------------------------------------
   42 00000000         ;Vectors
   43 00000000 000000C0 
                       VECTOR_TABLE_SIZE
                               EQU              0x000000C0  ;KL05
   44 00000000 00000004 
                       VECTOR_SIZE
                               EQU              4           ;Bytes per vector
   45 00000000         ;---------------------------------------------------------------
   46 00000000         ;CPU CONTROL:  Control register
   47 00000000         ;31-2:(reserved)
   48 00000000         ;   1:SPSEL=current stack pointer select
   49 00000000         ;           0=MSP (main stack pointer) (reset value)
   50 00000000         ;           1=PSP (process stack pointer)
   51 00000000         ;   0:nPRIV=not privileged
   52 00000000         ;        0=privileged (Freescale/NXP "supervisor") (reset value)
   53 00000000         ;        1=not privileged (Freescale/NXP "user")
   54 00000000 00000002 
                       CONTROL_SPSEL_MASK
                               EQU              2
   55 00000000 00000001 
                       CONTROL_SPSEL_SHIFT
                               EQU              1
   56 00000000 00000001 
                       CONTROL_nPRIV_MASK
                               EQU              1
   57 00000000 00000000 
                       CONTROL_nPRIV_SHIFT
                               EQU              0



ARM Macro Assembler    Page 3 Lab Exercise Four Library


   58 00000000         ;---------------------------------------------------------------
   59 00000000         ;CPU PRIMASK:  Interrupt mask register
   60 00000000         ;31-1:(reserved)
   61 00000000         ;   0:PM=prioritizable interrupt mask:
   62 00000000         ;        0=all interrupts unmasked (reset value)
   63 00000000         ;          (value after CPSIE I instruction)
   64 00000000         ;        1=prioritizable interrrupts masked
   65 00000000         ;          (value after CPSID I instruction)
   66 00000000 00000001 
                       PRIMASK_PM_MASK
                               EQU              1
   67 00000000 00000000 
                       PRIMASK_PM_SHIFT
                               EQU              0
   68 00000000         ;---------------------------------------------------------------
   69 00000000         ;CPU PSR:  Program status register
   70 00000000         ;Combined APSR, EPSR, and IPSR
   71 00000000         ;----------------------------------------------------------
   72 00000000         ;CPU APSR:  Application Program Status Register
   73 00000000         ;31  :N=negative flag
   74 00000000         ;30  :Z=zero flag
   75 00000000         ;29  :C=carry flag
   76 00000000         ;28  :V=overflow flag
   77 00000000         ;27-0:(reserved)
   78 00000000 F0000000 
                       APSR_MASK
                               EQU              0xF0000000
   79 00000000 0000001C 
                       APSR_SHIFT
                               EQU              28
   80 00000000 80000000 
                       APSR_N_MASK
                               EQU              0x80000000
   81 00000000 0000001F 
                       APSR_N_SHIFT
                               EQU              31
   82 00000000 40000000 
                       APSR_Z_MASK
                               EQU              0x40000000
   83 00000000 0000001E 
                       APSR_Z_SHIFT
                               EQU              30



ARM Macro Assembler    Page 4 Lab Exercise Four Library


   84 00000000 20000000 
                       APSR_C_MASK
                               EQU              0x20000000
   85 00000000 0000001D 
                       APSR_C_SHIFT
                               EQU              29
   86 00000000 10000000 
                       APSR_V_MASK
                               EQU              0x10000000
   87 00000000 0000001C 
                       APSR_V_SHIFT
                               EQU              28
   88 00000000         ;----------------------------------------------------------
   89 00000000         ;CPU EPSR
   90 00000000         ;31-25:(reserved)
   91 00000000         ;   24:T=Thumb state bit
   92 00000000         ;23- 0:(reserved)
   93 00000000 01000000 
                       EPSR_MASK
                               EQU              0x01000000
   94 00000000 00000018 
                       EPSR_SHIFT
                               EQU              24
   95 00000000 01000000 
                       EPSR_T_MASK
                               EQU              0x01000000
   96 00000000 00000018 
                       EPSR_T_SHIFT
                               EQU              24
   97 00000000         ;----------------------------------------------------------
   98 00000000         ;CPU IPSR
   99 00000000         ;31-6:(reserved)
  100 00000000         ; 5-0:Exception number=number of current exception
  101 00000000         ;      0=thread mode
  102 00000000         ;      1:(reserved)
  103 00000000         ;      2=NMI
  104 00000000         ;      3=hard fault
  105 00000000         ;      4-10:(reserved)
  106 00000000         ;     11=SVCall
  107 00000000         ;     12-13:(reserved)
  108 00000000         ;     14=PendSV
  109 00000000         ;     15=SysTick



ARM Macro Assembler    Page 5 Lab Exercise Four Library


  110 00000000         ;     16=IRQ0
  111 00000000         ;     16-47:IRQ(Exception number - 16)
  112 00000000         ;     47=IRQ31
  113 00000000         ;     48-63:(reserved)
  114 00000000 0000003F 
                       IPSR_MASK
                               EQU              0x0000003F
  115 00000000 00000000 
                       IPSR_SHIFT
                               EQU              0
  116 00000000 0000003F 
                       IPSR_EXCEPTION_MASK
                               EQU              0x0000003F
  117 00000000 00000000 
                       IPSR_EXCEPTION_SHIFT
                               EQU              0
  118 00000000         ;----------------------------------------------------------
  119 00000000 80000000 
                       PSR_N_MASK
                               EQU              APSR_N_MASK
  120 00000000 0000001F 
                       PSR_N_SHIFT
                               EQU              APSR_N_SHIFT
  121 00000000 40000000 
                       PSR_Z_MASK
                               EQU              APSR_Z_MASK
  122 00000000 0000001E 
                       PSR_Z_SHIFT
                               EQU              APSR_Z_SHIFT
  123 00000000 20000000 
                       PSR_C_MASK
                               EQU              APSR_C_MASK
  124 00000000 0000001D 
                       PSR_C_SHIFT
                               EQU              APSR_C_SHIFT
  125 00000000 10000000 
                       PSR_V_MASK
                               EQU              APSR_V_MASK
  126 00000000 0000001C 
                       PSR_V_SHIFT
                               EQU              APSR_V_SHIFT
  127 00000000 01000000 



ARM Macro Assembler    Page 6 Lab Exercise Four Library


                       PSR_T_MASK
                               EQU              EPSR_T_MASK
  128 00000000 00000018 
                       PSR_T_SHIFT
                               EQU              EPSR_T_SHIFT
  129 00000000 0000003F 
                       PSR_EXCEPTION_MASK
                               EQU              IPSR_EXCEPTION_MASK
  130 00000000 00000000 
                       PSR_EXCEPTION_SHIFT
                               EQU              IPSR_EXCEPTION_SHIFT
  131 00000000         ;----------------------------------------------------------
  132 00000000         ;Stack
  133 00000000 00000100 
                       SSTACK_SIZE
                               EQU              0x00000100
  134 00000000         ;****************************************************************
  135 00000000         ;Program
  136 00000000                 AREA             Exercise04_Lib,CODE,READONLY
  137 00000000                 EXPORT           InitData
  138 00000000                 EXPORT           LoadData
  139 00000000                 EXPORT           TestData
  140 00000000                 IMPORT           P
  141 00000000                 IMPORT           Q
  142 00000000                 IMPORT           Results
  143 00000000         ;----------------------------------------------------------------------
  144 00000000         InitData
                               PROC             {R0-R5,R8-R14}
  145 00000000         ;**********************************************************************
  146 00000000         ;Initializes test data array index in R7 and test data result mismatch
  147 00000000         ;count in R6.
  148 00000000         ;Output:  R6, R7
  149 00000000         ;Modifies:  R6, R7, APSR
  150 00000000         ;**********************************************************************
  151 00000000 2600            MOVS             R6,#0       ;Number mismatches = 0
  152 00000002 2700            MOVS             R7,#0       ;Array Index = 0
  153 00000004 4770            BX               LR
  154 00000006                 ENDP                         ;InitData
  155 00000006         ;----------------------------------------------------------------------
  156 00000006         LoadData
                               PROC             {R0-R6,R8-R14}
  157 00000006         ;**********************************************************************



ARM Macro Assembler    Page 7 Lab Exercise Four Library


  158 00000006         ;On each call, loads next test (dividend, divisor) pair from Array 
  159 00000006         ;into variable (P,  Q) pair, as determined by current array index in 
  160 00000006         ;R7.  C reflects failure (1 = no more data) or success (0 = data).
  161 00000006         ;Output:  Variables P and Q
  162 00000006         ;         C bit of APSR
  163 00000006         ;Modifies:  R7, APSR
  164 00000006         ;**********************************************************************
  165 00000006 B40F            PUSH             {R0-R3}     ;save non-output registers modified
  166 00000008 A316            ADR              R3,Array    ;&(Array[0])
  167 0000000A 19DB            ADDS             R3,R3,R7    ;ArrayPtr
  168 0000000C A13D            ADR              R1,ArrayPast ;First address past end of array
  169 0000000E 428B            CMP              R3,R1       ;if (more data) {
  170 00000010 D209            BHS              LoadDataEmpty
  171 00000012 CB03            LDM              R3!,{R0-R1} ;  R0 = *(ArrayPtr++)
  172 00000014         ;  R1 = *(ArrayPtr++)
  173 00000014 4A10            LDR              R2,PPtr     ;  R0 = &P
  174 00000016 4B11            LDR              R3,QPtr     ;  R1 = &Q
  175 00000018 6010            STR              R0,[R2,#0]  ;  P = ArrayPtr[0]
  176 0000001A 6019            STR              R1,[R3,#0]  ;  Q = ArrayPtr[1]
  177 0000001C 3708            ADDS             R7,R7,#8    ;  Array Index += 2
  178 0000001E 2000            MOVS             R0,#0       ;  clear carry to report success
  179 00000020 0840            LSRS             R0,R0,#1    ;}
  180 00000022         LoadDataDone
  181 00000022 BC0F            POP              {R0-R3}     ;restore modified registers
  182 00000024 4770            BX               LR          ;return
  183 00000026         LoadDataEmpty
  184 00000026 2001            MOVS             R0,#1       ;else {
  185 00000028 0840            LSRS             R0,R0,#1    ;  set carry to report failure
  186 0000002A E7FA            B                LoadDataDone ;}
  187 0000002C                 ENDP                         ;LoadData
  188 0000002C         ;----------------------------------------------------------------------
  189 0000002C         TestData
                               PROC             {R0-R5,R7-R14}
  190 0000002C         ;**********************************************************************
  191 0000002C         ;On each call, stores (P,Q) (quotient, remainder) pair to next location
  192 0000002C         ;in Results and checks values against next location in Answers.  Next
  193 0000002C         ;location is determined by current array index in R7 less 8.  If
  194 0000002C         ;results do not match answers, count mismatch is incremented in R6.
  195 0000002C         ;Output:  R6
  196 0000002C         ;Modifies:  R6, ASPR
  197 0000002C         ;**********************************************************************
  198 0000002C B40F            PUSH             {R0-R3}     ;Save non-output registers modified



ARM Macro Assembler    Page 8 Lab Exercise Four Library


  199 0000002E 480C            LDR              R0,ResultsPtr ;&(Results[0])
  200 00000030 A134            ADR              R1,Answers  ;&(Answers[0])
  201 00000032 19C0            ADDS             R0,R0,R7    ;&(ResultsPtr[2])
  202 00000034 19C9            ADDS             R1,R1,R7    ;&(AnswersPtr[2])
  203 00000036 3808            SUBS             R0,R0,#8    ;ResultsPtr
  204 00000038 3908            SUBS             R1,R1,#8    ;AnswersPtr
  205 0000003A 4A07            LDR              R2,PPtr     ;&P
  206 0000003C 4B07            LDR              R3,QPtr     ;&Q
  207 0000003E 6812            LDR              R2,[R2,#0]  ;P
  208 00000040 681B            LDR              R3,[R3,#0]  ;Q
  209 00000042 C00C            STM              R0!,{R2-R3} ;ResultsPtr[0] = P
  210 00000044         ;ResultsPtr[1] = Q
  211 00000044 6808            LDR              R0,[R1,#0]  ;if ((AnswersPtr[0] == P)
  212 00000046 4290            CMP              R0,R2
  213 00000048 D104            BNE              TestDataMismatch
  214 0000004A 6848            LDR              R0,[R1,#4]  ;     && (AnswersPtr[1] == Q)) }
  215 0000004C 4298            CMP              R0,R3       ;  results o.k.
  216 0000004E D101            BNE              TestDataMismatch
  217 00000050         TestDataDone                         ;}            
  218 00000050 BC0F            POP              {R0-R3}     ;Restore registers modified
  219 00000052 4770            BX               LR          ;return
  220 00000054         TestDataMismatch                     ;else {
  221 00000054 1C76            ADDS             R6,R6,#1    ;  increment mismatch count
  222 00000056 E7FB            B                TestDataDone ;}
  223 00000058                 ENDP                         ;TestData
  224 00000058                 ALIGN
  225 00000058 00000000 
                       PPtr    DCD              P
  226 0000005C 00000000 
                       QPtr    DCD              Q
  227 00000060 00000000 
                       ResultsPtr
                               DCD              Results
  228 00000064 00000000 
              00000000 Array   DCD              0,0
  229 0000006C 00000001 
              00000000         DCD              1,0
  230 00000074 00000000 
              00000001         DCD              0,1
  231 0000007C 00000010 
              00000001         DCD              16,1
  232 00000084 00000010 



ARM Macro Assembler    Page 9 Lab Exercise Four Library


              00000002         DCD              16,2
  233 0000008C 00000010 
              00000004         DCD              16,4
  234 00000094 00000010 
              00000008         DCD              16,8
  235 0000009C 00000010 
              00000010         DCD              16,16
  236 000000A4 00000010 
              00000020         DCD              16,32
  237 000000AC 00000007 
              00000001         DCD              7,1
  238 000000B4 00000007 
              00000002         DCD              7,2
  239 000000BC 00000007 
              00000003         DCD              7,3
  240 000000C4 00000007 
              00000004         DCD              7,4
  241 000000CC 00000007 
              00000005         DCD              7,5
  242 000000D4 00000007 
              00000006         DCD              7,6
  243 000000DC 00000007 
              00000007         DCD              7,7
  244 000000E4 00000007 
              00000008         DCD              7,8
  245 000000EC 80000000 
              80000000         DCD              0x80000000,0x80000000
  246 000000F4 80000000 
              80000001         DCD              0x80000000,0x80000001
  247 000000FC FFFFFFFF 
              000F0000         DCD              0xFFFFFFFF,0x000F0000
  248 00000104         ArrayPast
  249 00000104 FFFFFFFF 
              FFFFFFFF Answers DCD              0xFFFFFFFF,0xFFFFFFFF
  250 0000010C FFFFFFFF 
              FFFFFFFF         DCD              0xFFFFFFFF,0xFFFFFFFF
  251 00000114 00000000 
              00000000         DCD              0,0
  252 0000011C 00000010 
              00000000         DCD              16,0
  253 00000124 00000008 
              00000000         DCD              8,0



ARM Macro Assembler    Page 10 Lab Exercise Four Library


  254 0000012C 00000004 
              00000000         DCD              4,0
  255 00000134 00000002 
              00000000         DCD              2,0
  256 0000013C 00000001 
              00000000         DCD              1,0
  257 00000144 00000000 
              00000010         DCD              0,16
  258 0000014C 00000007 
              00000000         DCD              7,0
  259 00000154 00000003 
              00000001         DCD              3,1
  260 0000015C 00000002 
              00000001         DCD              2,1
  261 00000164 00000001 
              00000003         DCD              1,3
  262 0000016C 00000001 
              00000002         DCD              1,2
  263 00000174 00000001 
              00000001         DCD              1,1
  264 0000017C 00000001 
              00000000         DCD              1,0
  265 00000184 00000000 
              00000007         DCD              0,7
  266 0000018C 00000001 
              00000000         DCD              1,0
  267 00000194 00000000 
              80000000         DCD              0,0x80000000
  268 0000019C 00001111 
              0000FFFF         DCD              0x1111,0xFFFF
  269 000001A4                 ALIGN
  270 000001A4                 END
Command Line: --xref --length=49 --width=120 --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --depend=.\objects\e
xercise04_lib.d -o.\objects\exercise04_lib.o -IC:\Keil_v5\ARM\PACK\Keil\Kinetis_KLxx_DFP\1.14.0\Device\Include --predefi
ne="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 535" --predefine="MKL05Z32xxx4 SETA 1" --list=.\listings\exercise
04_lib.lst Exercise04_Lib.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Answers 00000104

Symbol: Answers
   Definitions
      At line 249 in file Exercise04_Lib.s
   Uses
      At line 200 in file Exercise04_Lib.s
Comment: Answers used once
Array 00000064

Symbol: Array
   Definitions
      At line 228 in file Exercise04_Lib.s
   Uses
      At line 166 in file Exercise04_Lib.s
Comment: Array used once
ArrayPast 00000104

Symbol: ArrayPast
   Definitions
      At line 248 in file Exercise04_Lib.s
   Uses
      At line 168 in file Exercise04_Lib.s
Comment: ArrayPast used once
Exercise04_Lib 00000000

Symbol: Exercise04_Lib
   Definitions
      At line 136 in file Exercise04_Lib.s
   Uses
      None
Comment: Exercise04_Lib unused
InitData 00000000

Symbol: InitData
   Definitions
      At line 144 in file Exercise04_Lib.s
   Uses
      At line 137 in file Exercise04_Lib.s
Comment: InitData used once
LoadData 00000006




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Symbol: LoadData
   Definitions
      At line 156 in file Exercise04_Lib.s
   Uses
      At line 138 in file Exercise04_Lib.s
Comment: LoadData used once
LoadDataDone 00000022

Symbol: LoadDataDone
   Definitions
      At line 180 in file Exercise04_Lib.s
   Uses
      At line 186 in file Exercise04_Lib.s
Comment: LoadDataDone used once
LoadDataEmpty 00000026

Symbol: LoadDataEmpty
   Definitions
      At line 183 in file Exercise04_Lib.s
   Uses
      At line 170 in file Exercise04_Lib.s
Comment: LoadDataEmpty used once
PPtr 00000058

Symbol: PPtr
   Definitions
      At line 225 in file Exercise04_Lib.s
   Uses
      At line 173 in file Exercise04_Lib.s
      At line 205 in file Exercise04_Lib.s

QPtr 0000005C

Symbol: QPtr
   Definitions
      At line 226 in file Exercise04_Lib.s
   Uses
      At line 174 in file Exercise04_Lib.s
      At line 206 in file Exercise04_Lib.s

ResultsPtr 00000060




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

Symbol: ResultsPtr
   Definitions
      At line 227 in file Exercise04_Lib.s
   Uses
      At line 199 in file Exercise04_Lib.s
Comment: ResultsPtr used once
TestData 0000002C

Symbol: TestData
   Definitions
      At line 189 in file Exercise04_Lib.s
   Uses
      At line 139 in file Exercise04_Lib.s
Comment: TestData used once
TestDataDone 00000050

Symbol: TestDataDone
   Definitions
      At line 217 in file Exercise04_Lib.s
   Uses
      At line 222 in file Exercise04_Lib.s
Comment: TestDataDone used once
TestDataMismatch 00000054

Symbol: TestDataMismatch
   Definitions
      At line 220 in file Exercise04_Lib.s
   Uses
      At line 213 in file Exercise04_Lib.s
      At line 216 in file Exercise04_Lib.s

14 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

APSR_C_MASK 20000000

Symbol: APSR_C_MASK
   Definitions
      At line 84 in file Exercise04_Lib.s
   Uses
      At line 123 in file Exercise04_Lib.s
Comment: APSR_C_MASK used once
APSR_C_SHIFT 0000001D

Symbol: APSR_C_SHIFT
   Definitions
      At line 85 in file Exercise04_Lib.s
   Uses
      At line 124 in file Exercise04_Lib.s
Comment: APSR_C_SHIFT used once
APSR_MASK F0000000

Symbol: APSR_MASK
   Definitions
      At line 78 in file Exercise04_Lib.s
   Uses
      None
Comment: APSR_MASK unused
APSR_N_MASK 80000000

Symbol: APSR_N_MASK
   Definitions
      At line 80 in file Exercise04_Lib.s
   Uses
      At line 119 in file Exercise04_Lib.s
Comment: APSR_N_MASK used once
APSR_N_SHIFT 0000001F

Symbol: APSR_N_SHIFT
   Definitions
      At line 81 in file Exercise04_Lib.s
   Uses
      At line 120 in file Exercise04_Lib.s
Comment: APSR_N_SHIFT used once
APSR_SHIFT 0000001C




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: APSR_SHIFT
   Definitions
      At line 79 in file Exercise04_Lib.s
   Uses
      None
Comment: APSR_SHIFT unused
APSR_V_MASK 10000000

Symbol: APSR_V_MASK
   Definitions
      At line 86 in file Exercise04_Lib.s
   Uses
      At line 125 in file Exercise04_Lib.s
Comment: APSR_V_MASK used once
APSR_V_SHIFT 0000001C

Symbol: APSR_V_SHIFT
   Definitions
      At line 87 in file Exercise04_Lib.s
   Uses
      At line 126 in file Exercise04_Lib.s
Comment: APSR_V_SHIFT used once
APSR_Z_MASK 40000000

Symbol: APSR_Z_MASK
   Definitions
      At line 82 in file Exercise04_Lib.s
   Uses
      At line 121 in file Exercise04_Lib.s
Comment: APSR_Z_MASK used once
APSR_Z_SHIFT 0000001E

Symbol: APSR_Z_SHIFT
   Definitions
      At line 83 in file Exercise04_Lib.s
   Uses
      At line 122 in file Exercise04_Lib.s
Comment: APSR_Z_SHIFT used once
BYTE_BITS 00000008

Symbol: BYTE_BITS
   Definitions



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 30 in file Exercise04_Lib.s
   Uses
      None
Comment: BYTE_BITS unused
BYTE_MASK 000000FF

Symbol: BYTE_MASK
   Definitions
      At line 27 in file Exercise04_Lib.s
   Uses
      None
Comment: BYTE_MASK unused
CONTROL_SPSEL_MASK 00000002

Symbol: CONTROL_SPSEL_MASK
   Definitions
      At line 54 in file Exercise04_Lib.s
   Uses
      None
Comment: CONTROL_SPSEL_MASK unused
CONTROL_SPSEL_SHIFT 00000001

Symbol: CONTROL_SPSEL_SHIFT
   Definitions
      At line 55 in file Exercise04_Lib.s
   Uses
      None
Comment: CONTROL_SPSEL_SHIFT unused
CONTROL_nPRIV_MASK 00000001

Symbol: CONTROL_nPRIV_MASK
   Definitions
      At line 56 in file Exercise04_Lib.s
   Uses
      None
Comment: CONTROL_nPRIV_MASK unused
CONTROL_nPRIV_SHIFT 00000000

Symbol: CONTROL_nPRIV_SHIFT
   Definitions
      At line 57 in file Exercise04_Lib.s
   Uses



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      None
Comment: CONTROL_nPRIV_SHIFT unused
EPSR_MASK 01000000

Symbol: EPSR_MASK
   Definitions
      At line 93 in file Exercise04_Lib.s
   Uses
      None
Comment: EPSR_MASK unused
EPSR_SHIFT 00000018

Symbol: EPSR_SHIFT
   Definitions
      At line 94 in file Exercise04_Lib.s
   Uses
      None
Comment: EPSR_SHIFT unused
EPSR_T_MASK 01000000

Symbol: EPSR_T_MASK
   Definitions
      At line 95 in file Exercise04_Lib.s
   Uses
      At line 127 in file Exercise04_Lib.s
Comment: EPSR_T_MASK used once
EPSR_T_SHIFT 00000018

Symbol: EPSR_T_SHIFT
   Definitions
      At line 96 in file Exercise04_Lib.s
   Uses
      At line 128 in file Exercise04_Lib.s
Comment: EPSR_T_SHIFT used once
HALFWORD_MASK 0000FFFF

Symbol: HALFWORD_MASK
   Definitions
      At line 36 in file Exercise04_Lib.s
   Uses
      None
Comment: HALFWORD_MASK unused



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

HALFWORD_SIZE 00000002

Symbol: HALFWORD_SIZE
   Definitions
      At line 34 in file Exercise04_Lib.s
   Uses
      None
Comment: HALFWORD_SIZE unused
IPSR_EXCEPTION_MASK 0000003F

Symbol: IPSR_EXCEPTION_MASK
   Definitions
      At line 116 in file Exercise04_Lib.s
   Uses
      At line 129 in file Exercise04_Lib.s
Comment: IPSR_EXCEPTION_MASK used once
IPSR_EXCEPTION_SHIFT 00000000

Symbol: IPSR_EXCEPTION_SHIFT
   Definitions
      At line 117 in file Exercise04_Lib.s
   Uses
      At line 130 in file Exercise04_Lib.s
Comment: IPSR_EXCEPTION_SHIFT used once
IPSR_MASK 0000003F

Symbol: IPSR_MASK
   Definitions
      At line 114 in file Exercise04_Lib.s
   Uses
      None
Comment: IPSR_MASK unused
IPSR_SHIFT 00000000

Symbol: IPSR_SHIFT
   Definitions
      At line 115 in file Exercise04_Lib.s
   Uses
      None
Comment: IPSR_SHIFT unused
NIBBLE_BITS 00000004




ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Symbol: NIBBLE_BITS
   Definitions
      At line 31 in file Exercise04_Lib.s
   Uses
      None
Comment: NIBBLE_BITS unused
NIBBLE_MASK 0000000F

Symbol: NIBBLE_MASK
   Definitions
      At line 28 in file Exercise04_Lib.s
   Uses
      None
Comment: NIBBLE_MASK unused
PRIMASK_PM_MASK 00000001

Symbol: PRIMASK_PM_MASK
   Definitions
      At line 66 in file Exercise04_Lib.s
   Uses
      None
Comment: PRIMASK_PM_MASK unused
PRIMASK_PM_SHIFT 00000000

Symbol: PRIMASK_PM_SHIFT
   Definitions
      At line 67 in file Exercise04_Lib.s
   Uses
      None
Comment: PRIMASK_PM_SHIFT unused
PSR_C_MASK 20000000

Symbol: PSR_C_MASK
   Definitions
      At line 123 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_C_MASK unused
PSR_C_SHIFT 0000001D

Symbol: PSR_C_SHIFT
   Definitions



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

      At line 124 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_C_SHIFT unused
PSR_EXCEPTION_MASK 0000003F

Symbol: PSR_EXCEPTION_MASK
   Definitions
      At line 129 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_EXCEPTION_MASK unused
PSR_EXCEPTION_SHIFT 00000000

Symbol: PSR_EXCEPTION_SHIFT
   Definitions
      At line 130 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_EXCEPTION_SHIFT unused
PSR_N_MASK 80000000

Symbol: PSR_N_MASK
   Definitions
      At line 119 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_N_MASK unused
PSR_N_SHIFT 0000001F

Symbol: PSR_N_SHIFT
   Definitions
      At line 120 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_N_SHIFT unused
PSR_T_MASK 01000000

Symbol: PSR_T_MASK
   Definitions
      At line 127 in file Exercise04_Lib.s
   Uses



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

      None
Comment: PSR_T_MASK unused
PSR_T_SHIFT 00000018

Symbol: PSR_T_SHIFT
   Definitions
      At line 128 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_T_SHIFT unused
PSR_V_MASK 10000000

Symbol: PSR_V_MASK
   Definitions
      At line 125 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_V_MASK unused
PSR_V_SHIFT 0000001C

Symbol: PSR_V_SHIFT
   Definitions
      At line 126 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_V_SHIFT unused
PSR_Z_MASK 40000000

Symbol: PSR_Z_MASK
   Definitions
      At line 121 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_Z_MASK unused
PSR_Z_SHIFT 0000001E

Symbol: PSR_Z_SHIFT
   Definitions
      At line 122 in file Exercise04_Lib.s
   Uses
      None
Comment: PSR_Z_SHIFT unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

RET_ADDR_T_MASK 00000001

Symbol: RET_ADDR_T_MASK
   Definitions
      At line 38 in file Exercise04_Lib.s
   Uses
      None
Comment: RET_ADDR_T_MASK unused
SSTACK_SIZE 00000100

Symbol: SSTACK_SIZE
   Definitions
      At line 133 in file Exercise04_Lib.s
   Uses
      None
Comment: SSTACK_SIZE unused
VECTOR_SIZE 00000004

Symbol: VECTOR_SIZE
   Definitions
      At line 44 in file Exercise04_Lib.s
   Uses
      None
Comment: VECTOR_SIZE unused
VECTOR_TABLE_SIZE 000000C0

Symbol: VECTOR_TABLE_SIZE
   Definitions
      At line 43 in file Exercise04_Lib.s
   Uses
      None
Comment: VECTOR_TABLE_SIZE unused
WORD_SIZE 00000004

Symbol: WORD_SIZE
   Definitions
      At line 33 in file Exercise04_Lib.s
   Uses
      None
Comment: WORD_SIZE unused
47 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

P 00000000

Symbol: P
   Definitions
      At line 140 in file Exercise04_Lib.s
   Uses
      At line 225 in file Exercise04_Lib.s
Comment: P used once
Q 00000000

Symbol: Q
   Definitions
      At line 141 in file Exercise04_Lib.s
   Uses
      At line 226 in file Exercise04_Lib.s
Comment: Q used once
Results 00000000

Symbol: Results
   Definitions
      At line 142 in file Exercise04_Lib.s
   Uses
      At line 227 in file Exercise04_Lib.s
Comment: Results used once
3 symbols
397 symbols in table
