
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/kreiop/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `SOC.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: SOC.v
Parsing Verilog input from `SOC.v' to AST representation.
Storing AST representation for module `$abstract\SOC'.
Successfully finished Verilog frontend.

-- Parsing `cores/cpu/femtorv32_quark.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: cores/cpu/femtorv32_quark.v
Parsing Verilog input from `cores/cpu/femtorv32_quark.v' to AST representation.
Storing AST representation for module `$abstract\FemtoRV32'.
Successfully finished Verilog frontend.

-- Parsing `address_decoder.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: address_decoder.v
Parsing Verilog input from `address_decoder.v' to AST representation.
Storing AST representation for module `$abstract\address_decoder'.
Successfully finished Verilog frontend.

-- Parsing `chip_select.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: chip_select.v
Parsing Verilog input from `chip_select.v' to AST representation.
Storing AST representation for module `$abstract\chip_select'.
Successfully finished Verilog frontend.

-- Parsing `peripheral_gpio.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: peripheral_gpio.v
Parsing Verilog input from `peripheral_gpio.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_gpio'.
Successfully finished Verilog frontend.

-- Parsing `cores/memory/Memory.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: cores/memory/Memory.v
Parsing Verilog input from `cores/memory/Memory.v' to AST representation.
Storing AST representation for module `$abstract\Memory'.
Successfully finished Verilog frontend.

-- Parsing `cores/uart/perip_uart.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: cores/uart/perip_uart.v
Parsing Verilog input from `cores/uart/perip_uart.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_uart'.
Storing AST representation for module `$abstract\peripheral_uart_addr_decoder'.
Storing AST representation for module `$abstract\peripheral_uart_register_control'.
Successfully finished Verilog frontend.

-- Parsing `cores/uart/uart.v' using frontend ` -vlog2k' --

8. Executing Verilog-2005 frontend: cores/uart/uart.v
Parsing Verilog input from `cores/uart/uart.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Storing AST representation for module `$abstract\uart_rx'.
Storing AST representation for module `$abstract\uart_tx'.
Successfully finished Verilog frontend.

-- Parsing `cores/mult/perip_mult.v' using frontend ` -vlog2k' --

9. Executing Verilog-2005 frontend: cores/mult/perip_mult.v
Parsing Verilog input from `cores/mult/perip_mult.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_mult'.
Successfully finished Verilog frontend.

-- Parsing `cores/mult/mult.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: cores/mult/mult.v
Parsing Verilog input from `cores/mult/mult.v' to AST representation.
Storing AST representation for module `$abstract\mult'.
Successfully finished Verilog frontend.

-- Parsing `cores/dpRAM/dpram.v' using frontend ` -vlog2k' --

11. Executing Verilog-2005 frontend: cores/dpRAM/dpram.v
Parsing Verilog input from `cores/dpRAM/dpram.v' to AST representation.
Storing AST representation for module `$abstract\dp_ram'.
Successfully finished Verilog frontend.

-- Parsing `cores/dpRAM/perip_dpram.v' using frontend ` -vlog2k' --

12. Executing Verilog-2005 frontend: cores/dpRAM/perip_dpram.v
Parsing Verilog input from `cores/dpRAM/perip_dpram.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_dpram'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top SOC -json build/SOC.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\SOC'.
Generating RTLIL representation for module `\SOC'.

13.3.1. Analyzing design hierarchy..
Top module:  \SOC

13.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\chip_select'.
Generating RTLIL representation for module `\chip_select'.

13.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\address_decoder'.
Generating RTLIL representation for module `\address_decoder'.

13.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_gpio'.
Generating RTLIL representation for module `\peripheral_gpio'.

13.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_mult'.
Generating RTLIL representation for module `\peripheral_mult'.
Parameter \clk_freq = 25000000
Parameter \baud = 57600

13.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart'.
Parameter \clk_freq = 25000000
Parameter \baud = 57600
Generating RTLIL representation for module `$paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart'.

13.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Memory'.
Generating RTLIL representation for module `\Memory'.

13.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Generating RTLIL representation for module `\FemtoRV32'.

13.3.9. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \chip_select
Used module:     \address_decoder
Used module:     \peripheral_gpio
Used module:     \peripheral_mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:     \Memory
Used module:     \FemtoRV32

13.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mult'.
Generating RTLIL representation for module `\mult'.
Parameter \freq_hz = 25000000
Parameter \baud = 57600

13.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 25000000
Parameter \baud = 57600
Generating RTLIL representation for module `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart'.

13.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart_register_control'.
Generating RTLIL representation for module `\peripheral_uart_register_control'.

13.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart_addr_decoder'.
Generating RTLIL representation for module `\peripheral_uart_addr_decoder'.

13.3.14. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \chip_select
Used module:     \address_decoder
Used module:     \peripheral_gpio
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:         $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart
Used module:         \peripheral_uart_register_control
Used module:         \peripheral_uart_addr_decoder
Used module:     \Memory
Used module:     \FemtoRV32

13.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Generating RTLIL representation for module `\uart_tx'.

13.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Generating RTLIL representation for module `\uart_rx'.

13.3.17. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \chip_select
Used module:     \address_decoder
Used module:     \peripheral_gpio
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:         $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart
Used module:             \uart_tx
Used module:             \uart_rx
Used module:         \peripheral_uart_register_control
Used module:         \peripheral_uart_addr_decoder
Used module:     \Memory
Used module:     \FemtoRV32

13.3.18. Analyzing design hierarchy..
Top module:  \SOC
Used module:     \chip_select
Used module:     \address_decoder
Used module:     \peripheral_gpio
Used module:     \peripheral_mult
Used module:         \mult
Used module:     $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart
Used module:         $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart
Used module:             \uart_tx
Used module:             \uart_rx
Used module:         \peripheral_uart_register_control
Used module:         \peripheral_uart_addr_decoder
Used module:     \Memory
Used module:     \FemtoRV32
Removing unused module `$abstract\peripheral_dpram'.
Removing unused module `$abstract\dp_ram'.
Removing unused module `$abstract\mult'.
Removing unused module `$abstract\peripheral_mult'.
Removing unused module `$abstract\uart_tx'.
Removing unused module `$abstract\uart_rx'.
Removing unused module `$abstract\uart'.
Removing unused module `$abstract\peripheral_uart_register_control'.
Removing unused module `$abstract\peripheral_uart_addr_decoder'.
Removing unused module `$abstract\peripheral_uart'.
Removing unused module `$abstract\Memory'.
Removing unused module `$abstract\peripheral_gpio'.
Removing unused module `$abstract\chip_select'.
Removing unused module `$abstract\address_decoder'.
Removing unused module `$abstract\FemtoRV32'.
Removing unused module `$abstract\SOC'.
Removed 16 unused modules.

13.4. Executing PROC pass (convert processes to netlists).

13.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Memory.$proc$cores/memory/Memory.v:0$436'.
Cleaned up 0 empty switches.

13.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 4 switch rules as full_case in process $proc$cores/uart/uart.v:77$607 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$cores/uart/uart.v:139$600 in module uart_tx.
Marked 1 switch rules as full_case in process $proc$cores/uart/perip_uart.v:133$597 in module peripheral_uart_addr_decoder.
Marked 1 switch rules as full_case in process $proc$cores/uart/perip_uart.v:165$596 in module peripheral_uart_register_control.
Marked 1 switch rules as full_case in process $proc$cores/uart/uart.v:23$589 in module $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.
Marked 5 switch rules as full_case in process $proc$cores/mult/mult.v:32$579 in module mult.
Marked 2 switch rules as full_case in process $proc$cores/cpu/femtorv32_quark.v:334$564 in module FemtoRV32.
Marked 2 switch rules as full_case in process $proc$cores/cpu/femtorv32_quark.v:102$449 in module FemtoRV32.
Marked 4 switch rules as full_case in process $proc$cores/memory/Memory.v:19$409 in module Memory.
Marked 3 switch rules as full_case in process $proc$cores/mult/perip_mult.v:56$403 in module peripheral_mult.
Marked 2 switch rules as full_case in process $proc$cores/mult/perip_mult.v:38$398 in module peripheral_mult.
Marked 2 switch rules as full_case in process $proc$cores/mult/perip_mult.v:20$397 in module peripheral_mult.
Marked 1 switch rules as full_case in process $proc$peripheral_gpio.v:22$393 in module peripheral_gpio.
Marked 1 switch rules as full_case in process $proc$address_decoder.v:10$391 in module address_decoder.
Marked 1 switch rules as full_case in process $proc$chip_select.v:16$390 in module chip_select.
Removed a total of 0 dead cases.

13.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 58 assignments to connections.

13.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\mult.$proc$cores/mult/mult.v:0$587'.
  Set init value: \result = 0
  Set init value: \done = 1'0

13.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
Found async reset \reset in `\mult.$proc$cores/mult/mult.v:32$579'.

13.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

13.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
     1/7: $0\rxd_reg[7:0]
     2/7: $0\rx_bitcount[3:0]
     3/7: $0\rx_count16[3:0]
     4/7: $0\rx_busy[0:0]
     5/7: $0\rx_avail[0:0]
     6/7: $0\rx_error[0:0]
     7/7: $0\rx_data[7:0]
Creating decoders for process `\uart_tx.$proc$cores/uart/uart.v:139$600'.
     1/5: $0\txd_reg[7:0]
     2/5: $0\tx_count16[3:0]
     3/5: $0\tx_bitcount[3:0]
     4/5: $0\uart_txd[0:0]
     5/5: $0\tx_busy[0:0]
Creating decoders for process `\peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$597'.
     1/1: $1\sel[1:0]
Creating decoders for process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$596'.
     1/1: $0\d_out[31:0]
Creating decoders for process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$593'.
     1/2: $0\uart_ctrl[7:0]
     2/2: $0\d_in_uart[7:0]
Creating decoders for process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$592'.
Creating decoders for process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$589'.
     1/1: $0\enable16_counter[5:0]
Creating decoders for process `\mult.$proc$cores/mult/mult.v:0$587'.
Creating decoders for process `\mult.$proc$cores/mult/mult.v:32$579'.
     1/15: $5\state[2:0]
     2/15: $4\state[2:0]
     3/15: $3\state[2:0]
     4/15: $2\state[2:0]
     5/15: $2\result[31:0]
     6/15: $2\done[0:0]
     7/15: $2\count[4:0]
     8/15: $2\B[15:0]
     9/15: $2\A[15:0]
    10/15: $1\count[4:0]
    11/15: $1\state[2:0]
    12/15: $1\done[0:0]
    13/15: $1\result[31:0]
    14/15: $1\B[15:0]
    15/15: $1\A[15:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$577'.
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
     1/5: $0\state[3:0]
     2/5: $0\instr[29:0]
     3/5: $0\PC[23:0]
     4/5: $0\rs2[31:0]
     5/5: $0\rs1[31:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$489'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$449'.
     1/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$459
     2/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_DATA[31:0]$458
     3/6: $2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_ADDR[4:0]$457
     4/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$455
     5/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_DATA[31:0]$454
     6/6: $1$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_ADDR[4:0]$453
Creating decoders for process `\Memory.$proc$cores/memory/Memory.v:19$409'.
     1/13: $1$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$434
     2/13: $1$memwr$\MEM$cores/memory/Memory.v:26$408_DATA[31:0]$433
     3/13: $1$memwr$\MEM$cores/memory/Memory.v:26$408_ADDR[29:0]$432
     4/13: $1$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$431
     5/13: $1$memwr$\MEM$cores/memory/Memory.v:25$407_DATA[31:0]$430
     6/13: $1$memwr$\MEM$cores/memory/Memory.v:25$407_ADDR[29:0]$429
     7/13: $1$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$428
     8/13: $1$memwr$\MEM$cores/memory/Memory.v:24$406_DATA[31:0]$427
     9/13: $1$memwr$\MEM$cores/memory/Memory.v:24$406_ADDR[29:0]$426
    10/13: $1$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$425
    11/13: $1$memwr$\MEM$cores/memory/Memory.v:23$405_DATA[31:0]$424
    12/13: $1$memwr$\MEM$cores/memory/Memory.v:23$405_ADDR[29:0]$423
    13/13: $0\mem_rdata[31:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:56$403'.
     1/3: $3\d_out[31:0]
     2/3: $2\d_out[31:0]
     3/3: $1\d_out[31:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$398'.
     1/6: $2\init[0:0]
     2/6: $2\B[15:0]
     3/6: $2\A[15:0]
     4/6: $1\B[15:0]
     5/6: $1\A[15:0]
     6/6: $1\init[0:0]
Creating decoders for process `\peripheral_mult.$proc$cores/mult/perip_mult.v:20$397'.
     1/2: $2\s[4:0]
     2/2: $1\s[4:0]
Creating decoders for process `\peripheral_gpio.$proc$peripheral_gpio.v:22$393'.
     1/1: $0\gpio_out[1:0]
Creating decoders for process `\peripheral_gpio.$proc$peripheral_gpio.v:18$392'.
Creating decoders for process `\address_decoder.$proc$address_decoder.v:10$391'.
     1/1: $1\cs[6:0]
Creating decoders for process `\chip_select.$proc$chip_select.v:16$390'.
     1/1: $1\mem_rdata[31:0]

13.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\peripheral_uart_addr_decoder.\sel' from process `\peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$597'.
No latch inferred for signal `\peripheral_mult.\s' from process `\peripheral_mult.$proc$cores/mult/perip_mult.v:20$397'.
No latch inferred for signal `\peripheral_gpio.\d_out' from process `\peripheral_gpio.$proc$peripheral_gpio.v:18$392'.
No latch inferred for signal `\address_decoder.\cs' from process `\address_decoder.$proc$address_decoder.v:10$391'.
No latch inferred for signal `\chip_select.\mem_rdata' from process `\chip_select.$proc$chip_select.v:16$390'.

13.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$1104' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$1105' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$1106' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$1107' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$1108' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$1109' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$1110' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$1111' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$1112' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$1113' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$1114' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$1116' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$1118' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$1120' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\uart_rx.\rx_data' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\uart_rx.\rx_error' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\uart_rx.\rx_avail' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\uart_rx.\rx_busy' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\uart_rx.\rx_count16' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\uart_rx.\rx_bitcount' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg' using process `\uart_rx.$proc$cores/uart/uart.v:77$607'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\uart_tx.\tx_busy' using process `\uart_tx.$proc$cores/uart/uart.v:139$600'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\uart_tx.\uart_txd' using process `\uart_tx.$proc$cores/uart/uart.v:139$600'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\uart_tx.\tx_bitcount' using process `\uart_tx.$proc$cores/uart/uart.v:139$600'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\uart_tx.\tx_count16' using process `\uart_tx.$proc$cores/uart/uart.v:139$600'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\uart_tx.\txd_reg' using process `\uart_tx.$proc$cores/uart/uart.v:139$600'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\d_out' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$596'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\ledout' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$593'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\d_in_uart' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$593'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\peripheral_uart_register_control.\uart_ctrl' using process `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$593'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.\uart_rxd1' using process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$592'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.\uart_rxd2' using process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$592'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.\enable16_counter' using process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$589'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\mult.\A' using process `\mult.$proc$cores/mult/mult.v:32$579'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\mult.\B' using process `\mult.$proc$cores/mult/mult.v:32$579'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\mult.\result' using process `\mult.$proc$cores/mult/mult.v:32$579'.
  created $adff cell `$procdff$1149' with positive edge clock and positive level reset.
Creating register for signal `\mult.\done' using process `\mult.$proc$cores/mult/mult.v:32$579'.
  created $adff cell `$procdff$1150' with positive edge clock and positive level reset.
Creating register for signal `\mult.\state' using process `\mult.$proc$cores/mult/mult.v:32$579'.
  created $adff cell `$procdff$1151' with positive edge clock and positive level reset.
Creating register for signal `\mult.\count' using process `\mult.$proc$cores/mult/mult.v:32$579'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\FemtoRV32.\cycles' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$577'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs1' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs2' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\FemtoRV32.\PC' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\FemtoRV32.\instr' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\FemtoRV32.\state' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluReg' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$489'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluShamt' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$489'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_ADDR' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$449'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_DATA' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$449'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN' using process `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$449'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\Memory.\mem_rdata' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:23$405_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:23$405_DATA' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:23$405_EN' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:24$406_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:24$406_DATA' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:24$406_EN' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:25$407_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:25$407_DATA' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:25$407_EN' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:26$408_ADDR' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:26$408_DATA' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1177' with positive edge clock.
Creating register for signal `\Memory.$memwr$\MEM$cores/memory/Memory.v:26$408_EN' using process `\Memory.$proc$cores/memory/Memory.v:19$409'.
  created $dff cell `$procdff$1178' with positive edge clock.
Creating register for signal `\peripheral_mult.\d_out' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:56$403'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\peripheral_mult.\A' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$398'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `\peripheral_mult.\B' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$398'.
  created $dff cell `$procdff$1181' with positive edge clock.
Creating register for signal `\peripheral_mult.\init' using process `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$398'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\peripheral_gpio.\gpio_out' using process `\peripheral_gpio.$proc$peripheral_gpio.v:22$393'.
  created $dff cell `$procdff$1183' with positive edge clock.

13.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Found and cleaned up 9 empty switches in `\uart_rx.$proc$cores/uart/uart.v:77$607'.
Removing empty process `uart_rx.$proc$cores/uart/uart.v:77$607'.
Found and cleaned up 5 empty switches in `\uart_tx.$proc$cores/uart/uart.v:139$600'.
Removing empty process `uart_tx.$proc$cores/uart/uart.v:139$600'.
Found and cleaned up 1 empty switch in `\peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$597'.
Removing empty process `peripheral_uart_addr_decoder.$proc$cores/uart/perip_uart.v:133$597'.
Found and cleaned up 1 empty switch in `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$596'.
Removing empty process `peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:165$596'.
Found and cleaned up 2 empty switches in `\peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$593'.
Removing empty process `peripheral_uart_register_control.$proc$cores/uart/perip_uart.v:157$593'.
Removing empty process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:30$592'.
Found and cleaned up 1 empty switch in `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$589'.
Removing empty process `$paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.$proc$cores/uart/uart.v:23$589'.
Removing empty process `mult.$proc$cores/mult/mult.v:0$587'.
Found and cleaned up 4 empty switches in `\mult.$proc$cores/mult/mult.v:32$579'.
Removing empty process `mult.$proc$cores/mult/mult.v:32$579'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:380$577'.
Found and cleaned up 4 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:334$564'.
Found and cleaned up 3 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$489'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:153$489'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$449'.
Removing empty process `FemtoRV32.$proc$cores/cpu/femtorv32_quark.v:102$449'.
Found and cleaned up 5 empty switches in `\Memory.$proc$cores/memory/Memory.v:19$409'.
Removing empty process `Memory.$proc$cores/memory/Memory.v:19$409'.
Found and cleaned up 3 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:56$403'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:56$403'.
Found and cleaned up 2 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:38$398'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:38$398'.
Found and cleaned up 2 empty switches in `\peripheral_mult.$proc$cores/mult/perip_mult.v:20$397'.
Removing empty process `peripheral_mult.$proc$cores/mult/perip_mult.v:20$397'.
Found and cleaned up 2 empty switches in `\peripheral_gpio.$proc$peripheral_gpio.v:22$393'.
Removing empty process `peripheral_gpio.$proc$peripheral_gpio.v:22$393'.
Removing empty process `peripheral_gpio.$proc$peripheral_gpio.v:18$392'.
Found and cleaned up 1 empty switch in `\address_decoder.$proc$address_decoder.v:10$391'.
Removing empty process `address_decoder.$proc$address_decoder.v:10$391'.
Found and cleaned up 1 empty switch in `\chip_select.$proc$chip_select.v:16$390'.
Removing empty process `chip_select.$proc$chip_select.v:16$390'.
Cleaned up 66 empty switches.

13.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_rx.
Optimizing module uart_tx.
Optimizing module peripheral_uart_addr_decoder.
Optimizing module peripheral_uart_register_control.
Optimizing module $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.
Optimizing module mult.
Optimizing module FemtoRV32.
Optimizing module Memory.
Optimizing module $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart.
Optimizing module peripheral_mult.
Optimizing module peripheral_gpio.
Optimizing module address_decoder.
Optimizing module chip_select.
Optimizing module SOC.

13.5. Executing FLATTEN pass (flatten design).
Deleting now unused module uart_rx.
Deleting now unused module uart_tx.
Deleting now unused module peripheral_uart_addr_decoder.
Deleting now unused module peripheral_uart_register_control.
Deleting now unused module $paramod$1c9b49bacefaeab44db5983aee61d9795015608a\uart.
Deleting now unused module mult.
Deleting now unused module FemtoRV32.
Deleting now unused module Memory.
Deleting now unused module $paramod$e358107493866f19ba52d8dda1c67d080e76663e\peripheral_uart.
Deleting now unused module peripheral_mult.
Deleting now unused module peripheral_gpio.
Deleting now unused module address_decoder.
Deleting now unused module chip_select.

13.6. Executing TRIBUF pass.

13.7. Executing DEMINOUT pass (demote inout ports to input or output).

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 23 unused cells and 322 unused wires.

13.10. Executing CHECK pass (checking for obvious problems).
Checking module SOC...
Warning: Wire SOC.\chip_select.dpram_dout [31] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [30] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [29] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [28] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [27] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [26] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [25] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [24] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [23] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [22] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [21] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [20] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [19] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [18] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [17] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [16] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [15] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [14] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [13] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [12] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [11] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [10] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [9] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [8] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [7] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [6] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [5] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [4] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [3] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [2] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [1] is used but has no driver.
Warning: Wire SOC.\chip_select.dpram_dout [0] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [31] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [30] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [29] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [28] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [27] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [26] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [25] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [24] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [23] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [22] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [21] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [20] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [19] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [18] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [17] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [16] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [15] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [14] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [13] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [12] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [11] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [10] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [9] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [8] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [7] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [6] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [5] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [4] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [3] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [2] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [1] is used but has no driver.
Warning: Wire SOC.\chip_select.div_dout [0] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [31] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [30] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [29] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [28] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [27] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [26] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [25] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [24] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [23] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [22] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [21] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [20] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [19] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [18] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [17] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [16] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [15] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [14] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [13] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [12] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [11] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [10] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [9] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [8] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [7] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [6] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [5] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [4] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [3] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [2] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [1] is used but has no driver.
Warning: Wire SOC.\chip_select.bin2bcd_dout [0] is used but has no driver.
Found and reported 96 problems.

13.11. Executing OPT pass (performing simple optimizations).

13.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 29 cells.

13.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\CPU.$procmux$898: \CPU.state -> { 3'100 \CPU.state [0] }
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$699: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$694: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$696: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$702: \per_uart.uart0.uart_rx_inst.rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\CPU.$procmux$962.
    dead port 2/2 on $mux $flatten\CPU.$procmux$968.
    dead port 2/2 on $mux $flatten\CPU.$procmux$974.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1028.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1031.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1037.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1046.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1052.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1058.
    dead port 2/2 on $mux $flatten\mult1.$procmux$1077.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$838.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$847.
    dead port 2/2 on $mux $flatten\mult1.\mult1.$procmux$858.
Removed 13 multiplexer ports.

13.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$960:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\CPU.$procmux$960_Y
      New ports: A=1'0, B=1'1, Y=$flatten\CPU.$procmux$960_Y [0]
      New connections: $flatten\CPU.$procmux$960_Y [31:1] = { $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] $flatten\CPU.$procmux$960_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$1004:
      Old ports: A=0, B=65280, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [31:9] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [7:0] } = { 16'0000000000000000 $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$1013:
      Old ports: A=0, B=255, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0]
      New connections: $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [31:1] = { 24'000000000000000000000000 $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412 [0] }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$986:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [31:25] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [23:0] } = { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_EN[31:0]$421 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\RAM.$procmux$995:
      Old ports: A=0, B=16711680, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418
      New ports: A=1'0, B=1'1, Y=$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16]
      New connections: { $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [31:17] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [15:0] } = { 8'00000000 $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] $flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418 [16] 16'0000000000000000 }
    New ctrl vector for $pmux cell $flatten\mult1.\mult1.$procmux$870: { $auto$opt_reduce.cc:134:opt_pmux$1190 $flatten\mult1.\mult1.$procmux$863_CMP }
    New ctrl vector for $pmux cell $flatten\mult1.\mult1.$procmux$875: { $auto$opt_reduce.cc:134:opt_pmux$1192 $flatten\mult1.\mult1.$procmux$862_CMP }
    New ctrl vector for $pmux cell $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$658: $auto$opt_reduce.cc:134:opt_pmux$1194
    New ctrl vector for $pmux cell $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$766: $auto$opt_reduce.cc:134:opt_pmux$1196
    New ctrl vector for $pmux cell $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$794: { $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$769_CMP $auto$opt_reduce.cc:134:opt_pmux$1198 }
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$977:
      Old ports: A=0, B=$flatten\CPU.$2$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$459, Y=$flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452
      New ports: A=1'0, B=$flatten\CPU.$procmux$960_Y [0], Y=$flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0]
      New connections: $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [31:1] = { $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] $flatten\CPU.$0$memwr$\registerFile$cores/cpu/femtorv32_quark.v:105$437_EN[31:0]$452 [0] }
  Optimizing cells in module \SOC.
Performed a total of 11 changes.

13.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 2 cells.

13.11.6. Executing OPT_DFF pass (perform DFF optimizations).

13.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 49 unused wires.

13.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.11.9. Rerunning OPT passes. (Maybe there is more to do..)

13.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.11.13. Executing OPT_DFF pass (perform DFF optimizations).

13.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.11.16. Finished OPT passes. (There is nothing left to do.)

13.12. Executing FSM pass (extract and optimize FSM).

13.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOC.mult1.mult1.state as FSM state register:
    Circuit seems to be self-resetting.

13.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.13. Executing OPT pass (performing simple optimizations).

13.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1135 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$772_Y, Q = \per_uart.uart0.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1134 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$779_Y, Q = \per_uart.uart0.uart_tx_inst.tx_count16, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1200 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$779_Y, Q = \per_uart.uart0.uart_tx_inst.tx_count16).
Adding EN signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1133 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$788_Y, Q = \per_uart.uart0.uart_tx_inst.tx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1132 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$800_Y, Q = \per_uart.uart0.uart_tx_inst.uart_txd, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1205 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$794_Y, Q = \per_uart.uart0.uart_tx_inst.uart_txd).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_tx_inst.$procdff$1131 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_tx_inst.$procmux$812_Y, Q = \per_uart.uart0.uart_tx_inst.tx_busy, rval = 1'0).
Adding EN signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1130 ($dff) from module SOC (D = { \per_uart.uart0.uart_rxd2 \per_uart.uart0.uart_rx_inst.rxd_reg [7:1] }, Q = \per_uart.uart0.uart_rx_inst.rxd_reg).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1129 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$678_Y, Q = \per_uart.uart0.uart_rx_inst.rx_bitcount, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1215 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$676_Y, Q = \per_uart.uart0.uart_rx_inst.rx_bitcount).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1128 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$688_Y, Q = \per_uart.uart0.uart_rx_inst.rx_count16, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1223 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$686_Y, Q = \per_uart.uart0.uart_rx_inst.rx_count16).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1127 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$706_Y, Q = \per_uart.uart0.uart_rx_inst.rx_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1229 ($sdff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$704_Y, Q = \per_uart.uart0.uart_rx_inst.rx_busy).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1126 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$724_Y, Q = \per_uart.uart0.uart_rx_inst.rx_avail, rval = 1'0).
Adding SRST signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1125 ($dff) from module SOC (D = $flatten\per_uart.\uart0.\uart_rx_inst.$procmux$742_Y, Q = \per_uart.uart0.uart_rx_inst.rx_error, rval = 1'0).
Adding EN signal on $flatten\per_uart.\uart0.\uart_rx_inst.$procdff$1124 ($dff) from module SOC (D = \per_uart.uart0.uart_rx_inst.rxd_reg, Q = \per_uart.uart0.uart_rx_inst.rx_data).
Adding SRST signal on $flatten\per_uart.\uart0.$procdff$1142 ($dff) from module SOC (D = $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590_Y [5:0], Q = \per_uart.uart0.enable16_counter, rval = 6'011010).
Adding EN signal on $flatten\per_uart.\regs.$procdff$1139 ($dff) from module SOC (D = \CPU.rs2 [7:0], Q = \per_uart.regs.uart_ctrl).
Adding EN signal on $flatten\per_uart.\regs.$procdff$1138 ($dff) from module SOC (D = \CPU.rs2 [7:0], Q = \per_uart.regs.d_in_uart).
Adding SRST signal on $flatten\per_gpio.$procdff$1183 ($dff) from module SOC (D = $flatten\per_gpio.$procmux$1082_Y, Q = \per_gpio.gpio_out, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1243 ($sdff) from module SOC (D = \CPU.rs2 [1:0], Q = \per_gpio.gpio_out).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1154 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\count[4:0], Q = \mult1.mult1.count).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1150 ($adff) from module SOC (D = $flatten\mult1.\mult1.$0\done[0:0], Q = \mult1.mult1.done).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1149 ($adff) from module SOC (D = $flatten\mult1.\mult1.$0\result[31:0], Q = \mult1.mult1.result).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1148 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\B[15:0], Q = \mult1.mult1.B).
Adding EN signal on $flatten\mult1.\mult1.$procdff$1145 ($dff) from module SOC (D = $flatten\mult1.\mult1.$0\A[15:0], Q = \mult1.mult1.A).
Adding SRST signal on $flatten\mult1.$procdff$1182 ($dff) from module SOC (D = $flatten\mult1.$2\init[0:0], Q = \mult1.init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1266 ($sdff) from module SOC (D = \CPU.rs2 [0], Q = \mult1.init).
Adding SRST signal on $flatten\mult1.$procdff$1181 ($dff) from module SOC (D = $flatten\mult1.$2\B[15:0], Q = \mult1.B, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1270 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \mult1.B).
Adding SRST signal on $flatten\mult1.$procdff$1180 ($dff) from module SOC (D = $flatten\mult1.$2\A[15:0], Q = \mult1.A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1274 ($sdff) from module SOC (D = { \RAM.mem_wdata [15:8] \CPU.rs2 [7:0] }, Q = \mult1.A).
Adding SRST signal on $flatten\mult1.$procdff$1179 ($dff) from module SOC (D = $flatten\mult1.$2\d_out[31:0], Q = \mult1.d_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1278 ($sdff) from module SOC (D = $flatten\mult1.$3\d_out[31:0], Q = \mult1.d_out).
Adding EN signal on $flatten\RAM.$procdff$1166 ($dff) from module SOC (D = $flatten\RAM.$memrd$\MEM$cores/memory/Memory.v:21$422_DATA, Q = \RAM.mem_rdata).
Adding EN signal on $flatten\CPU.$procdff$1162 ($dff) from module SOC (D = $flatten\CPU.$0\aluShamt[4:0], Q = \CPU.aluShamt).
Adding EN signal on $flatten\CPU.$procdff$1161 ($dff) from module SOC (D = $flatten\CPU.$0\aluReg[31:0], Q = \CPU.aluReg).
Adding SRST signal on $flatten\CPU.$procdff$1160 ($dff) from module SOC (D = $flatten\CPU.$procmux$900_Y, Q = \CPU.state, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$1299 ($sdff) from module SOC (D = $flatten\CPU.$procmux$900_Y [0], Q = \CPU.state [0]).
Adding EN signal on $flatten\CPU.$procdff$1159 ($dff) from module SOC (D = \CPU.mem_rdata [31:2], Q = \CPU.instr).
Adding SRST signal on $flatten\CPU.$procdff$1158 ($dff) from module SOC (D = $flatten\CPU.$procmux$921_Y, Q = \CPU.PC, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1307 ($sdff) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$570_Y, Q = \CPU.PC).
Adding EN signal on $flatten\CPU.$procdff$1157 ($dff) from module SOC (D = $flatten\CPU.$memrd$\registerFile$cores/cpu/femtorv32_quark.v:347$568_DATA, Q = \CPU.rs2).
Adding EN signal on $flatten\CPU.$procdff$1156 ($dff) from module SOC (D = $flatten\CPU.$memrd$\registerFile$cores/cpu/femtorv32_quark.v:346$567_DATA, Q = \CPU.rs1).

13.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 56 unused cells and 56 unused wires.

13.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 8 cells.

13.13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 8 unused wires.

13.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.13.16. Rerunning OPT passes. (Maybe there is more to do..)

13.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.13.20. Executing OPT_DFF pass (perform DFF optimizations).

13.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.13.23. Finished OPT passes. (There is nothing left to do.)

13.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1185 (RAM.MEM).
Removed top 19 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1186 (RAM.MEM).
Removed top 19 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1187 (RAM.MEM).
Removed top 19 address bits (of 30) from memory init port SOC.$flatten\RAM.$auto$proc_memwr.cc:45:proc_memwr$1188 (RAM.MEM).
Removed top 21 address bits (of 32) from memory init port SOC.$flatten\RAM.$meminit$\MEM$cores/memory/Memory.v:0$435 (RAM.MEM).
Removed top 19 address bits (of 30) from memory read port SOC.$flatten\RAM.$memrd$\MEM$cores/memory/Memory.v:21$422 (RAM.MEM).
Removed top 1 bits (of 3) from port B of cell SOC.$auto$opt_dff.cc:195:make_patterns_logic$1287 ($ne).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$578 ($add).
Removed top 28 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$571 ($mux).
Removed top 2 bits (of 4) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:285$545 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:247$532 ($eq).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:230$527 ($mux).
Removed top 8 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:229$523 ($mux).
Removed top 19 bits (of 24) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:212$513 ($mux).
Removed top 29 bits (of 32) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$509 ($add).
Removed top 8 bits (of 32) from port Y of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$509 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$491 ($sub).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$491 ($sub).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:145$475 ($mux).
Removed top 31 bits (of 32) from mux cell SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:144$473 ($mux).
Removed top 32 bits (of 33) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$466 ($add).
Removed top 1 bits (of 33) from port B of cell SOC.$flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$465 ($add).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:88$446 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:87$445 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:83$442 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:82$441 ($eq).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\CPU.$eq$cores/cpu/femtorv32_quark.v:81$440 ($eq).
Removed top 7 bits (of 8) from port A of cell SOC.$flatten\CPU.$shl$cores/cpu/femtorv32_quark.v:68$438 ($shl).
Removed top 19 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$1019 ($mux).
Removed top 19 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$1010 ($mux).
Removed top 19 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$1001 ($mux).
Removed top 19 bits (of 30) from mux cell SOC.$flatten\RAM.$procmux$992 ($mux).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590 ($sub).
Removed top 26 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590 ($sub).
Removed top 6 bits (of 8) from FF cell SOC.$auto$ff.cc:266:slice$1241 ($dffe).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$612 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$612 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$610 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$610 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$606 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$606 ($add).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$604 ($add).
Removed top 28 bits (of 32) from port Y of cell SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$604 ($add).
Removed top 22 bits (of 32) from mux cell SOC.$flatten\per_uart.\regs.$procmux$822 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOC.$flatten\per_uart.\regs.$procmux$824_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell SOC.$flatten\per_uart.\regs.$procdff$1136 ($dff).
Removed top 1 bits (of 2) from mux cell SOC.$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:135$598 ($mux).
Removed top 1 bits (of 2) from port B of cell SOC.$auto$opt_dff.cc:195:make_patterns_logic$1218 ($ne).
Removed top 31 bits (of 32) from port B of cell SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$584 ($add).
Removed top 27 bits (of 32) from port Y of cell SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$584 ($add).
Removed top 27 bits (of 32) from port B of cell SOC.$flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$585 ($gt).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$839_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell SOC.$flatten\mult1.\mult1.$procmux$845 ($mux).
Removed top 2 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$848_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell SOC.$flatten\mult1.\mult1.$procmux$863_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$1076_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$1075_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$1074_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell SOC.$flatten\mult1.$procmux$1027_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\address_decoder.$procmux$1094_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\address_decoder.$procmux$1093_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\address_decoder.$procmux$1092_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\address_decoder.$procmux$1091_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\address_decoder.$procmux$1090_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell SOC.$flatten\address_decoder.$procmux$1089_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$1102_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$1101_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$1100_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$1099_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$1098_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell SOC.$flatten\chip_select.$procmux$1097_CMP0 ($eq).
Removed top 27 bits (of 32) from wire SOC.$flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$491_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:144$473_Y.
Removed top 31 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:145$475_Y.
Removed top 8 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:229$523_Y.
Removed top 8 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:230$527_Y.
Removed top 2 bits (of 4) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:285$545_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$571_Y.
Removed top 19 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_ADDR[29:0]$410.
Removed top 24 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:23$405_EN[31:0]$412.
Removed top 19 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_ADDR[29:0]$413.
Removed top 16 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:24$406_EN[31:0]$415.
Removed top 19 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_ADDR[29:0]$416.
Removed top 8 bits (of 32) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:25$407_EN[31:0]$418.
Removed top 19 bits (of 30) from wire SOC.$flatten\RAM.$0$memwr$\MEM$cores/memory/Memory.v:26$408_ADDR[29:0]$419.
Removed top 2 bits (of 3) from wire SOC.$flatten\mult1.\mult1.$4\state[2:0].
Removed top 27 bits (of 32) from wire SOC.$flatten\mult1.\mult1.$add$cores/mult/mult.v:83$584_Y.
Removed top 1 bits (of 2) from wire SOC.$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:135$598_Y.
Removed top 22 bits (of 32) from wire SOC.$flatten\per_uart.\regs.$0\d_out[31:0].
Removed top 26 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$612_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$610_Y.
Removed top 28 bits (of 32) from wire SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$604_Y.
Removed top 4 bits (of 8) from wire SOC.$flatten\per_uart.\uart0.\uart_tx_inst.$procmux$772_Y.
Removed top 8 bits (of 32) from wire SOC.mem_addr.
Removed top 22 bits (of 32) from wire SOC.uart_dout.

13.15. Executing PEEPOPT pass (run peephole optimizers).

13.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 26 unused wires.

13.17. Executing SHARE pass (SAT-based resource sharing).

13.18. Executing TECHMAP pass (map to technology primitives).

13.18.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.18.2. Continuing TECHMAP pass.
No more expansions possible.

13.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOC:
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$463 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$465 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$466 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$509 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$512 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$514 ($add).
  creating $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$578 ($add).
  creating $macc model for $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$491 ($sub).
  creating $macc model for $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$583 ($add).
  creating $macc model for $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$584 ($add).
  creating $macc model for $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590 ($sub).
  creating $macc model for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$612 ($add).
  creating $macc model for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$610 ($add).
  creating $macc model for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$604 ($add).
  creating $macc model for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$606 ($add).
  merging $macc model for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$465 into $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$466.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$604.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$610.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$612.
  creating $alu model for $macc $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590.
  creating $alu model for $macc $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$584.
  creating $alu model for $macc $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$583.
  creating $alu model for $macc $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$491.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$578.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$514.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$512.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$509.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$466.
  creating $alu model for $macc $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$606.
  creating $alu model for $macc $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$463.
  creating $alu model for $flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$585 ($gt): new $alu
  creating $alu cell for $flatten\mult1.\mult1.$gt$cores/mult/mult.v:84$585: $auto$alumacc.cc:485:replace_alu$1342
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:127$463: $auto$alumacc.cc:485:replace_alu$1347
  creating $alu cell for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:156$606: $auto$alumacc.cc:485:replace_alu$1350
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:131$466: $auto$alumacc.cc:485:replace_alu$1353
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:200$509: $auto$alumacc.cc:485:replace_alu$1356
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:205$512: $auto$alumacc.cc:485:replace_alu$1359
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:211$514: $auto$alumacc.cc:485:replace_alu$1362
  creating $alu cell for $flatten\CPU.$add$cores/cpu/femtorv32_quark.v:380$578: $auto$alumacc.cc:485:replace_alu$1365
  creating $alu cell for $flatten\CPU.$sub$cores/cpu/femtorv32_quark.v:174$491: $auto$alumacc.cc:485:replace_alu$1368
  creating $alu cell for $flatten\mult1.\mult1.$add$cores/mult/mult.v:76$583: $auto$alumacc.cc:485:replace_alu$1371
  creating $alu cell for $flatten\mult1.\mult1.$add$cores/mult/mult.v:83$584: $auto$alumacc.cc:485:replace_alu$1374
  creating $alu cell for $flatten\per_uart.\uart0.$sub$cores/uart/uart.v:25$590: $auto$alumacc.cc:485:replace_alu$1377
  creating $alu cell for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:101$612: $auto$alumacc.cc:485:replace_alu$1380
  creating $alu cell for $flatten\per_uart.\uart0.\uart_rx_inst.$add$cores/uart/uart.v:98$610: $auto$alumacc.cc:485:replace_alu$1383
  creating $alu cell for $flatten\per_uart.\uart0.\uart_tx_inst.$add$cores/uart/uart.v:153$604: $auto$alumacc.cc:485:replace_alu$1386
  created 15 $alu and 0 $macc cells.

13.22. Executing OPT pass (performing simple optimizations).

13.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.22.6. Executing OPT_DFF pass (perform DFF optimizations).

13.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 2 unused cells and 3 unused wires.

13.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.22.9. Rerunning OPT passes. (Maybe there is more to do..)

13.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.22.13. Executing OPT_DFF pass (perform DFF optimizations).

13.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.22.16. Finished OPT passes. (There is nothing left to do.)

13.23. Executing MEMORY pass.

13.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 96 transformations.

13.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

13.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing SOC.CPU.registerFile write port 0.
  Analyzing SOC.RAM.MEM write port 0.
  Analyzing SOC.RAM.MEM write port 1.
  Analyzing SOC.RAM.MEM write port 2.
  Analyzing SOC.RAM.MEM write port 3.

13.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\CPU.registerFile'[0] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\CPU.registerFile'[1] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\RAM.MEM'[0] in module `\SOC': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.

13.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 3 unused cells and 99 unused wires.

13.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory SOC.CPU.registerFile by address:
Consolidating write ports of memory SOC.RAM.MEM by address:
  Merging ports 0, 1 (address \mem_addr [12:2]).
  Merging ports 0, 2 (address \mem_addr [12:2]).
  Merging ports 0, 3 (address \mem_addr [12:2]).

13.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 4 unused cells and 4 unused wires.

13.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory SOC.CPU.registerFile via $__ICE40_RAM4K_
mapping memory SOC.RAM.MEM via $__ICE40_RAM4K_

13.26. Executing TECHMAP pass (map to technology primitives).

13.26.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

13.26.2. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

13.26.3. Continuing TECHMAP pass.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$9ed9770f96b83d17ee00702634b7727883cf668c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$e7d8f5c37f2c38ab67e55f32876dd20d63be333c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$6a274d1eff6d1e20447bf5d77a8fd2a7aa9237e2\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$6773216ea36a23f8629b0cd50c490d526926468f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$beb06e1be939197af8846c43ae42886366a7d031\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5cfc0199cba82052a02d799e33b490927dff7869\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a944616f495087b7301b600d246637be3d45851b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4de826e8f12966bc28c9affbea0ee187883663a5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$d3096b67f01801e8cbc431b6a1aa2f5967e76916\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$68d80c533a4cb6b836f047586def42abd757fb73\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$742343cb382f9e3be0f5e8d1dc2dd55953a6cff4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5a6efb972bff30cf2079b1b695a1f03dcda84132\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$556f33327bfeb4c50deeda4dfc9dd3bc448fb2fa\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$50526c95466860d13344778ce0e844720f07378c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$35683edab2c17ec3e2f50d34485c11fa7c19aba2\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ff874eae8af569db0ea8474d46738e690fbaaa9d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.

13.27. Executing ICE40_BRAMINIT pass.

13.28. Executing OPT pass (performing simple optimizations).

13.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 3 cells.

13.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1308 ($sdffe) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$570_Y [1:0], Q = \CPU.PC [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$1261 ($dffe) from module SOC (D = \mult1.A [0], Q = \mult1.mult1.A [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1256 ($dffe) from module SOC (D = \mult1.B [15], Q = \mult1.mult1.B [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1245 ($dffe) from module SOC (D = $auto$wreduce.cc:461:run$1330 [4:0], Q = \mult1.mult1.count, rval = 5'00000).

13.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 2 unused cells and 327 unused wires.

13.28.5. Rerunning OPT passes. (Removed registers in this run.)

13.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.28.8. Executing OPT_DFF pass (perform DFF optimizations).

13.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 3 unused cells and 3 unused wires.

13.28.10. Finished fast OPT passes.

13.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.30. Executing OPT pass (performing simple optimizations).

13.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$procmux$898:
      Old ports: A=4'0001, B=4'100x, Y=$flatten\CPU.$procmux$898_Y
      New ports: A=2'01, B=2'1x, Y={ $flatten\CPU.$procmux$898_Y [3] $flatten\CPU.$procmux$898_Y [0] }
      New connections: $flatten\CPU.$procmux$898_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$510:
      Old ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] 1'0 }, B={ \CPU.instr [21:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$510_Y
      New ports: A={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [5] \CPU.instr [28:23] \CPU.instr [9:6] }, B={ \CPU.instr [21:10] 11'00000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$510_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$510_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$518:
      Old ports: A=0, B={ \CPU.instr [29:10] 12'000000000000 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$518_Y
      New ports: A=20'00000000000000000000, B=\CPU.instr [29:10], Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$518_Y [31:12]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:227$518_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$544:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$544_Y
      New ports: A=2'01, B=2'10, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$544_Y [3:2]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:284$544_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [0] }
      New connections: { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [3] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [1] } = { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:357$571:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:461:run$1321 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$1321 [3] $auto$wreduce.cc:461:run$1321 [0] }
      New connections: $auto$wreduce.cc:461:run$1321 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$procmux$836:
      Old ports: A=3'001, B=3'100, Y=$flatten\mult1.\mult1.$5\state[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\mult1.\mult1.$5\state[2:0] [2] $flatten\mult1.\mult1.$5\state[2:0] [0] }
      New connections: $flatten\mult1.\mult1.$5\state[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$procmux$856:
      Old ports: A=3'000, B=3'101, Y=$flatten\mult1.\mult1.$3\state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mult1.\mult1.$3\state[2:0] [0]
      New connections: $flatten\mult1.\mult1.$3\state[2:0] [2:1] = { $flatten\mult1.\mult1.$3\state[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$586:
      Old ports: A=3'000, B=3'100, Y=$flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$586_Y
      New ports: A=1'0, B=1'1, Y=$flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$586_Y [2]
      New connections: $flatten\mult1.\mult1.$ternary$cores/mult/mult.v:84$586_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$599:
      Old ports: A=2'00, B=2'10, Y=$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$599_Y
      New ports: A=1'0, B=1'1, Y=$flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$599_Y [1]
      New connections: $flatten\per_uart.\decoder.$ternary$cores/uart/perip_uart.v:136$599_Y [0] = 1'0
  Optimizing cells in module \SOC.
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$511:
      Old ports: A=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$510_Y, B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] 1'0 }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$511_Y
      New ports: A=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:206$510_Y [23:1], B={ \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [29] \CPU.instr [17:10] \CPU.instr [18] \CPU.instr [28:19] }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$511_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:205$511_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548:
      Old ports: A=4'1111, B=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y
      New ports: A=2'11, B={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:288$547_Y [0] }, Y={ $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y [0] }
      New connections: { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y [3] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y [1] } = { $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y [2] $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:287$548_Y [0] }
  Optimizing cells in module \SOC.
Performed a total of 12 changes.

13.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 1 cells.

13.30.6. Executing OPT_DFF pass (perform DFF optimizations).

13.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 1 unused wires.

13.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.30.9. Rerunning OPT passes. (Maybe there is more to do..)

13.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1885 ($sdffe) from module SOC (D = $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:354$570_Y [0], Q = \CPU.PC [0]).

13.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 1 unused wires.

13.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.30.16. Rerunning OPT passes. (Maybe there is more to do..)

13.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1903: { $auto$opt_dff.cc:194:make_patterns_logic$1900 $auto$opt_dff.cc:194:make_patterns_logic$1886 \CPU.state [2] }
    Consolidated identical input bits for $mux cell $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$569:
      Old ports: A={ \CPU.PCplus4 [23:2] 2'x }, B={ \CPU.PCplusImm [23:1] 1'x }, Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$569_Y
      New ports: A={ \CPU.PCplus4 [23:2] 1'x }, B=\CPU.PCplusImm [23:1], Y=$flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$569_Y [23:1]
      New connections: $flatten\CPU.$ternary$cores/cpu/femtorv32_quark.v:355$569_Y [0] = 1'x
  Optimizing cells in module \SOC.
Performed a total of 2 changes.

13.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.30.20. Executing OPT_DFF pass (perform DFF optimizations).

13.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.30.23. Rerunning OPT passes. (Maybe there is more to do..)

13.30.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.30.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SOC.
Performed a total of 0 changes.

13.30.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.30.27. Executing OPT_DFF pass (perform DFF optimizations).

13.30.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.30.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.30.30. Finished OPT passes. (There is nothing left to do.)

13.31. Executing ICE40_WRAPCARRY pass (wrap carries).

13.32. Executing TECHMAP pass (map to technology primitives).

13.32.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.32.2. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_80_ice40_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_80_ice40_alu for cells of type $alu.
Using template $paramod$2bd81f420048247ff6903399c560fe0f8bd48ccc\_80_ice40_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$0063cc74cb9d92ba0fcb27304a45144f31b8a510\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ice40_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

13.33. Executing OPT pass (performing simple optimizations).

13.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 183 cells.

13.33.3. Executing OPT_DFF pass (perform DFF optimizations).

13.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 251 unused cells and 802 unused wires.

13.33.5. Finished fast OPT passes.

13.34. Executing ICE40_OPT pass (performing simple optimizations).

13.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1342.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1342.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1350.slice[0].carry: CO=\per_uart.uart0.uart_tx_inst.tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1353.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$1353.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1356.slice[0].carry: CO=\CPU.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1365.slice[0].carry: CO=\CPU.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1368.slice[0].carry: CO=\CPU.aluShamt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1374.slice[0].carry: CO=\mult1.mult1.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1377.slice[0].carry: CO=\per_uart.uart0.enable16_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1380.slice[0].carry: CO=\per_uart.uart0.uart_rx_inst.rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1383.slice[0].carry: CO=\per_uart.uart0.uart_rx_inst.rx_count16 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOC.$auto$alumacc.cc:485:replace_alu$1386.slice[0].carry: CO=\per_uart.uart0.uart_tx_inst.tx_count16 [0]

13.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.34.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4195 ($_SDFF_PN0_) from module SOC (D = \CPU.state [1], Q = \CPU.state [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3890 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [9], Q = \per_uart.regs.d_out [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3889 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [8], Q = \per_uart.regs.d_out [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3888 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.Y_B [7], Q = \per_uart.regs.d_out [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3887 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [16], Q = \per_uart.regs.d_out [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3886 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [15], Q = \per_uart.regs.d_out [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3885 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [14], Q = \per_uart.regs.d_out [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3884 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [13], Q = \per_uart.regs.d_out [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3883 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [12], Q = \per_uart.regs.d_out [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3882 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [11], Q = \per_uart.regs.d_out [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3881 ($_DFF_P_) from module SOC (D = $flatten\per_uart.\regs.$procmux$822.B_AND_S [10], Q = \per_uart.regs.d_out [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2581 ($_SDFFE_PN0P_) from module SOC.

13.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 15 unused cells and 6 unused wires.

13.34.6. Rerunning OPT passes. (Removed registers in this run.)

13.34.7. Running ICE40 specific optimizations.

13.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.34.10. Executing OPT_DFF pass (perform DFF optimizations).

13.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.34.12. Rerunning OPT passes. (Removed registers in this run.)

13.34.13. Running ICE40 specific optimizations.

13.34.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.34.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.34.16. Executing OPT_DFF pass (perform DFF optimizations).

13.34.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.34.18. Finished OPT passes. (There is nothing left to do.)

13.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.36. Executing TECHMAP pass (map to technology primitives).

13.36.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.36.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.

13.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1350.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1353.slice[32].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1356.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1365.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1368.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1374.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1377.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1380.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1383.slice[0].carry ($lut).
Mapping SOC.$auto$alumacc.cc:485:replace_alu$1386.slice[0].carry ($lut).

13.39. Executing ICE40_OPT pass (performing simple optimizations).

13.39.1. Running ICE40 specific optimizations.

13.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 253 cells.

13.39.4. Executing OPT_DFF pass (perform DFF optimizations).

13.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..
Removed 0 unused cells and 2096 unused wires.

13.39.6. Rerunning OPT passes. (Removed registers in this run.)

13.39.7. Running ICE40 specific optimizations.

13.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOC.

13.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOC'.
Removed a total of 0 cells.

13.39.10. Executing OPT_DFF pass (perform DFF optimizations).

13.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOC..

13.39.12. Finished OPT passes. (There is nothing left to do.)

13.40. Executing TECHMAP pass (map to technology primitives).

13.40.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.40.2. Continuing TECHMAP pass.
No more expansions possible.

13.41. Executing ABC pass (technology mapping using ABC).

13.41.1. Extracting gate netlist of module `\SOC' to `<abc-temp-dir>/input.blif'..
Extracted 1889 gates and 2490 wires to a netlist network with 599 inputs and 434 outputs.

13.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     652.
ABC: Participating nodes from both networks       =    1465.
ABC: Participating nodes from the first network   =     686. (  74.40 % of nodes)
ABC: Participating nodes from the second network  =     779. (  84.49 % of nodes)
ABC: Node pairs (any polarity)                    =     686. (  74.40 % of names can be moved)
ABC: Node pairs (same polarity)                   =     549. (  59.54 % of names can be moved)
ABC: Total runtime =     0.04 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      921
ABC RESULTS:        internal signals:     1457
ABC RESULTS:           input signals:      599
ABC RESULTS:          output signals:      434
Removing temp directory.

13.42. Executing ICE40_WRAPCARRY pass (wrap carries).

13.43. Executing TECHMAP pass (map to technology primitives).

13.43.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.43.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 19 unused cells and 1255 unused wires.

13.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1137
  1-LUT               42
  2-LUT              151
  3-LUT              509
  4-LUT              435
  with \SB_CARRY    (#0)  204
  with \SB_CARRY    (#1)  203

Eliminating LUTs.
Number of LUTs:     1137
  1-LUT               42
  2-LUT              151
  3-LUT              509
  4-LUT              435
  with \SB_CARRY    (#0)  204
  with \SB_CARRY    (#1)  203

Combining LUTs.
Number of LUTs:     1125
  1-LUT               41
  2-LUT              137
  3-LUT              505
  4-LUT              442
  with \SB_CARRY    (#0)  204
  with \SB_CARRY    (#1)  203

Eliminated 0 LUTs.
Combined 12 LUTs.

13.45. Executing TECHMAP pass (map to technology primitives).

13.45.1. Executing Verilog-2005 frontend: /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$2f927054f797a5706e69053a974d4b702d1f3194\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$35d201d5d13b0689930fb454a340191997b0e867\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$d567bba3e8ea5142deb2586d5045a7f7828e2b2a\$lut for cells of type $lut.
Using template $paramod$bb07aa4c6c95211b927837b9073769ffabb3aaa5\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$4d80b2350afbf957388ad464d6a1930002dd1b04\$lut for cells of type $lut.
Using template $paramod$2b187743e9a5d701dd1d8451ad4fa986c1aea139\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$940bde85b32efdf2cc7bb2c7f3eef7e523e7570c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$497e0cbc82b1309c608871dfc99c744090a076e3\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$de5d058ee690ab1000716900700c3e1da7e31b2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 2436 unused wires.

13.46. Executing AUTONAME pass.
Renamed 35422 objects in module SOC (70 iterations).

13.47. Executing HIERARCHY pass (managing design hierarchy).

13.47.1. Analyzing design hierarchy..
Top module:  \SOC

13.47.2. Analyzing design hierarchy..
Top module:  \SOC
Removed 0 unused modules.

13.48. Printing statistics.

=== SOC ===

   Number of wires:                711
   Number of wire bits:           3984
   Number of public wires:         711
   Number of public wire bits:    3984
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1694
     SB_CARRY                      210
     SB_DFF                         34
     SB_DFFE                       135
     SB_DFFER                       33
     SB_DFFESR                     111
     SB_DFFESS                       1
     SB_DFFR                         3
     SB_DFFSR                       18
     SB_DFFSS                        4
     SB_LUT4                      1125
     SB_RAM40_4K                    20

13.49. Executing CHECK pass (checking for obvious problems).
Checking module SOC...
Found and reported 0 problems.

13.50. Executing JSON backend.

Warnings: 96 unique messages, 96 total
End of script. Logfile hash: ff3e9b0e8e, CPU: user 6.45s system 0.02s, MEM: 42.97 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/kreiop/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 68% 7x techmap (4 sec), 7% 29x opt_expr (0 sec), ...
