# Muti-Cycle-CPU
- Muti-cycle CPU design project 
- Verlog based
- Gate level ALU

## XLINX
