[{"DBLP title": "Low-Power, Minimally Invasive Process Compensation Technique for Sub-Micron CMOS Amplifiers.", "DBLP authors": ["Mustansir Yunus Mukadam", "Oscar da Costa Gouveia-Filho", "Nicholas Kramer", "Xuan Zhang", "Alyssa B. Apsel"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2232685", "OA papers": [{"PaperId": "https://openalex.org/W2059842869", "PaperTitle": "Low-Power, Minimally Invasive Process Compensation Technique for Sub-Micron CMOS Amplifiers", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cornell University": 4.0, "Centro Politec., Univ. Fed. do Parana, Curitiba, Brazil": 1.0}, "Authors": ["Mustansir Y. Mukadam", "Oscar C. Gouveia-Filho", "Nicholas J. Kramer", "X. Y. Zhang", "Alyssa B. Apsel"]}]}, {"DBLP title": "Static Power Reduction Using Variation-Tolerant and Reconfigurable Multi-Mode Power Switches.", "DBLP authors": ["Zhaobo Zhang", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Yiorgos Tsiatouhas"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2233505", "OA papers": [{"PaperId": "https://openalex.org/W2065771407", "PaperTitle": "Static Power Reduction Using Variation-Tolerant and Reconfigurable Multi-Mode Power Switches", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Huawei Technologies (United States)": 1.0, "University of Ioannina": 2.0, "Duke University": 1.0}, "Authors": ["Zhaobo Zhang", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Yiorgos Tsiatouhas"]}]}, {"DBLP title": "Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression.", "DBLP authors": ["Henry Park", "Chih-Kong Ken Yang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2236113", "OA papers": [{"PaperId": "https://openalex.org/W2071418701", "PaperTitle": "Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Henry S. Park", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function.", "DBLP authors": ["Babak Zamanlooy", "Mitra Mirhassani"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2232321", "OA papers": [{"PaperId": "https://openalex.org/W2000956074", "PaperTitle": "Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function", "Year": 2014, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Babak Zamanlooy", "Mitra Mirhassani"]}]}, {"DBLP title": "Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture.", "DBLP authors": ["Jen-Wei Lee", "Szu-Chi Chung", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2237930", "OA papers": [{"PaperId": "https://openalex.org/W2073835664", "PaperTitle": "Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture", "Year": 2014, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Jen-Wei Lee", "Szu-Chi Chung", "Hsie-Chia Chang", "Chen-Yi Lee"]}]}, {"DBLP title": "Way Stealing: A Unified Data Cache and Architecturally Visible Storage for Instruction Set Extensions.", "DBLP authors": ["Theo Kluter", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2236689", "OA papers": [{"PaperId": "https://openalex.org/W1981831755", "PaperTitle": "Way Stealing: A Unified Data Cache and Architecturally Visible Storage for Instruction Set Extensions", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Bern University of Applied Sciences": 1.0, "University of California, Riverside": 1.0, "Delft University of Technology": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Theo Kluter", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"]}]}, {"DBLP title": "High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications.", "DBLP authors": ["Gang He", "Dajiang Zhou", "Wei Fei", "Zhixiang Chen", "Jinjia Zhou", "Satoshi Goto"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2235090", "OA papers": [{"PaperId": "https://openalex.org/W2000654147", "PaperTitle": "High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Waseda University": 5.0}, "Authors": ["Gang He", "Dajiang Zhou", "Wei Fei", "Zhixiang Chen", "Satoshi Goto"]}]}, {"DBLP title": "Nano Magnetic STT-Logic Partitioning for Optimum Performance.", "DBLP authors": ["Jayita Das", "Syed M. Alam", "Sanjukta Bhanja"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2236690", "OA papers": [{"PaperId": "https://openalex.org/W2053583751", "PaperTitle": "Nano Magnetic STT-Logic Partitioning for Optimum Performance", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of South Florida": 2.0, "Everspin Technologies (United States)": 1.0}, "Authors": ["Jayita Das", "Syed Shah Alam", "Sanjukta Bhanja"]}]}, {"DBLP title": "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits.", "DBLP authors": ["Farhad Alibeygi Parsan", "Waleed K. Al-Assadi", "Scott C. Smith"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2231889", "OA papers": [{"PaperId": "https://openalex.org/W2039987950", "PaperTitle": "Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Arkansas at Fayetteville": 2.0, "University of South Alabama": 1.0}, "Authors": ["Farhad A. Parsan", "Waleed K. Al-Assadi", "Scott T Smith"]}]}, {"DBLP title": "ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels.", "DBLP authors": ["Binzhang Fu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2235188", "OA papers": [{"PaperId": "https://openalex.org/W1979673131", "PaperTitle": "ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China": 4.0}, "Authors": ["Binzhang Fu", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code.", "DBLP authors": ["Jing Guo", "Liyi Xiao", "Zhigang Mao", "Qiang Zhao"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2238565", "OA papers": [{"PaperId": "https://openalex.org/W2011824410", "PaperTitle": "Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code", "Year": 2014, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Harbin Institute of Technology": 4.0}, "Authors": ["Jing Guo", "Liyi Xiao", "Zhigang Mao", "Qiang Zhao"]}]}, {"DBLP title": "Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2236658", "OA papers": [{"PaperId": "https://openalex.org/W2037498199", "PaperTitle": "Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Kai-Chiang Wu", "Diana Marculescu"]}]}, {"DBLP title": "Extraction of VLSI Multiconductor Transmission Line Parameters by Complementarity.", "DBLP authors": ["Ruben Specogna"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2232320", "OA papers": [{"PaperId": "https://openalex.org/W2022246530", "PaperTitle": "Extraction of VLSI Multiconductor Transmission Line Parameters by Complementarity", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Udine": 1.0}, "Authors": ["Ruben Specogna"]}]}, {"DBLP title": "Exploring High-Throughput Computing Paradigm for Global Routing.", "DBLP authors": ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2234489", "OA papers": [{"PaperId": "https://openalex.org/W1985622999", "PaperTitle": "Exploring High-Throughput Computing Paradigm for Global Routing", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Yiding Han", "Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture.", "DBLP authors": ["Yazhi Huang", "Liang Shi", "Jianhua Li", "Qing'an Li", "Chun Jason Xue"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2236114", "OA papers": [{"PaperId": "https://openalex.org/W2049342712", "PaperTitle": "WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"City University of Hong Kong": 5.0}, "Authors": ["Yazhi Huang", "Liang Shi", "Jianhua Li", "Qingan Li", "Chun Jason Xue"]}]}, {"DBLP title": "Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through.", "DBLP authors": ["Jin-Fa Lin"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2232684", "OA papers": [{"PaperId": "https://openalex.org/W2031970782", "PaperTitle": "Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Chaoyang University of Technology": 1.0}, "Authors": ["Jun Lin"]}]}, {"DBLP title": "Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches.", "DBLP authors": ["Alessandro Bardine", "Manuel Comparetti", "Pierfrancesco Foglia", "Cosimo Antonio Prete"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2231949", "OA papers": [{"PaperId": "https://openalex.org/W2008764781", "PaperTitle": "Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Pisa": 3.0, "ION Trading, Pisa, Italy": 1.0}, "Authors": ["Alessandro Bardine", "M. Comparetti", "Pierfrancesco Foglia", "Cosimo Antonio Prete"]}]}, {"DBLP title": "Resistive Threshold Logic.", "DBLP authors": ["Alex Pappachen James", "Linu Rose V. J. Francis", "Dinesh Sasi Kumar"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2012.2232946", "OA papers": [{"PaperId": "https://openalex.org/W2126480274", "PaperTitle": "Resistive Threshold Logic", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Indian Institute of Information Technology and Management, Kerala": 1.5, "Intelligent Machines (Sweden)": 1.5}, "Authors": ["Alex Pappachen James", "Linu Rose V. J. Francis", "Dinesh Kumar"]}]}, {"DBLP title": "Delay Test for Diagnosis of Power Switches.", "DBLP authors": ["S. Saqib Khursheed", "Kan Shi", "Bashir M. Al-Hashimi", "Peter R. Wilson", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2239319", "OA papers": [{"PaperId": "https://openalex.org/W1979733337", "PaperTitle": "Delay Test for Diagnosis of Power Switches", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southampton": 3.0, "Imperial College London": 1.0, "Duke University": 1.0}, "Authors": ["Saqib Khursheed", "Kan Shi", "Bashir M. Al-Hashimi", "Peter W.F. Wilson", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults.", "DBLP authors": ["Yen-Lin Peng", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2242100", "OA papers": [{"PaperId": "https://openalex.org/W2015275644", "PaperTitle": "Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Tsing Hua University": 2.0, "Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan": 2.0}, "Authors": ["Yen-Lin Peng", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"]}]}, {"DBLP title": "Multivoltage Aware Resistive Open Fault Model.", "DBLP authors": ["Mohamed Tagelsir Mohammadat", "Noohul Basheer Zain Ali", "Fawnizu Azmadi Hussin", "Mark Zwolinski"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2243926", "OA papers": [{"PaperId": "https://openalex.org/W2044106865", "PaperTitle": "Multivoltage Aware Resistive Open Fault Model", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universiti Teknologi Petronas": 3.0, "University of Southampton": 1.0}, "Authors": ["Mohamed Tagelsir Mohammadat", "Noohul Basheer Zain Ali", "Fawnizu Azmadi Hussin", "Mark Zwolinski"]}]}, {"DBLP title": "Radiation-Hard Field-Programmable Gate Arrays Configuration Technique Using Silicon on Sapphire.", "DBLP authors": ["Kashfia Haque", "Paul Beckett"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2242101", "OA papers": [{"PaperId": "https://openalex.org/W1989317337", "PaperTitle": "Radiation-Hard Field-Programmable Gate Arrays Configuration Technique Using Silicon on Sapphire", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Melbourne School of Theology": 2.0}, "Authors": ["Kashfia Haque", "Paul Beckett"]}]}, {"DBLP title": "Smart Reliable Network-on-Chip.", "DBLP authors": ["C\u00e9dric Killian", "Camel Tanougast", "Fabrice Monteiro", "Abbas Dandache"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2240324", "OA papers": [{"PaperId": "https://openalex.org/W1969677236", "PaperTitle": "Smart Reliable Network-on-Chip", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Lorraine": 4.0}, "Authors": ["Cedric Killian", "Camel Tanougast", "Fabrice Monteiro", "Abbas Dandache"]}]}, {"DBLP title": "Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2239318", "OA papers": [{"PaperId": "https://openalex.org/W2018453359", "PaperTitle": "Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Statistical Framework for Designing On-Chip Thermal Sensing Infrastructure in Nanoscale Systems.", "DBLP authors": ["Yufu Zhang", "Bing Shi", "Ankur Srivastava"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2244926", "OA papers": [{"PaperId": "https://openalex.org/W2086846249", "PaperTitle": "Statistical Framework for Designing On-Chip Thermal Sensing Infrastructure in Nanoscale Systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Yufu Zhang", "Bing Shi", "Ankur Srivastava"]}]}, {"DBLP title": "Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits.", "DBLP authors": ["Vinicius V. A. Camargo", "Ben Kaczer", "Gilson I. Wirth", "Tibor Grasser", "Guido Groeseneken"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2240323", "OA papers": [{"PaperId": "https://openalex.org/W2037225622", "PaperTitle": "Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Imec": 2.0, "Tech. Univ. Wien, Vienna, Austria": 1.0}, "Authors": ["Vin\u00edcius Valduga de Almeida Camargo", "Ben Kaczer", "Gilson Wirth", "Tibor Grasser", "Guido Groeseneken"]}]}, {"DBLP title": "Ultra-High Throughput Low-Power Packet Classification.", "DBLP authors": ["Alan Kennedy", "Xiaojun Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2241798", "OA papers": [{"PaperId": "https://openalex.org/W2116071667", "PaperTitle": "Ultra-High Throughput Low-Power Packet Classification", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Alan Kennedy", "Xiaojun Wang"]}]}, {"DBLP title": "Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization.", "DBLP authors": ["Pradip Kumar Sahu", "Tapan Shah", "Kanchan Manna", "Santanu Chattopadhyay"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2240708", "OA papers": [{"PaperId": "https://openalex.org/W1966317591", "PaperTitle": "Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization", "Year": 2014, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Pradip Kumar Sahu", "Tapan A. Shah", "Kanchan Manna", "Santanu Chattopadhyay"]}]}, {"DBLP title": "Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes.", "DBLP authors": ["Cedric Walravens", "Wim Dehaene"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2238645", "OA papers": [{"PaperId": "https://openalex.org/W2160138842", "PaperTitle": "Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Cedric Walravens", "Wim Dehaene"]}]}, {"DBLP title": "Equalization-Based Digital Background Calibration Technique for Pipelined ADCs.", "DBLP authors": ["Behzad Zeinali", "Tohid Moosazadeh", "Mohammad Yavari", "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2242208", "OA papers": [{"PaperId": "https://openalex.org/W2012711438", "PaperTitle": "Equalization-Based Digital Background Calibration Technique for Pipelined ADCs", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Amirkabir University of Technology": 3.0, "Seville Institute of Microelectronics": 1.0}, "Authors": ["Behzad Zeinali", "Tohid Moosazadeh", "Mohammad Yavari", "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"]}]}, {"DBLP title": "Time-Based All-Digital Technique for Analog Built-in Self-Test.", "DBLP authors": ["Rajath Vasudevamurthy", "Pratap Kumar Das", "Bharadwaj Amrutur"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2242909", "OA papers": [{"PaperId": "https://openalex.org/W2053966204", "PaperTitle": "Time-Based All-Digital Technique for Analog Built-in Self-Test", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Science Bangalore": 3.0}, "Authors": ["Rajath Vasudevamurthy", "Pratap Chandra Das", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator.", "DBLP authors": ["Samaneh Babayan Mashhadi", "Reza Lotfi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2241799", "OA papers": [{"PaperId": "https://openalex.org/W1968632892", "PaperTitle": "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator", "Year": 2014, "CitationCount": 274, "EstimatedCitation": 274, "Affiliations": {"Ferdowsi University of Mashhad": 2.0}, "Authors": ["Samaneh Babayan-Mashhadi", "Reza Lotfi"]}]}, {"DBLP title": "Vector-Matrix Multiply and Winner-Take-All as an Analog Classifier.", "DBLP authors": ["Shubha Ramakrishnan", "Jennifer Hasler"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2245351", "OA papers": [{"PaperId": "https://openalex.org/W2061180981", "PaperTitle": "Vector-Matrix Multiply and Winner-Take-All as an Analog Classifier", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Shubha Ramakrishnan", "Jennifer Hasler"]}]}, {"DBLP title": "Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay.", "DBLP authors": ["Pramod Kumar Meher", "Sang Yoon Park"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2239321", "OA papers": [{"PaperId": "https://openalex.org/W2045965295", "PaperTitle": "Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {}, "Authors": ["Pramod Kumar Meher", "Sang Min Park"]}]}, {"DBLP title": "Split-SAR ADCs: Improved Linearity With Power and Speed Optimization.", "DBLP authors": ["Yan Zhu", "Chi-Hang Chan", "U. Fat Chio", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo Martins", "Franco Maloberti"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2242501", "OA papers": [{"PaperId": "https://openalex.org/W1990158658", "PaperTitle": "Split-SAR ADCs: Improved Linearity With Power and Speed Optimization", "Year": 2014, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"University of Macau": 3.0, "Macau University of Science and Technology": 3.0, "University of Pavia": 1.0}, "Authors": ["Yan Zhu", "Chi-Hang Chan", "U-Fat Chio", "Sai-Weng Sin", "Seng-Pan U", "Rui P. Martins", "Franco Maloberti"]}]}, {"DBLP title": "Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells.", "DBLP authors": ["Xuanyao Fong", "Yusung Kim", "Sri Harsha Choday", "Kaushik Roy"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2239671", "OA papers": [{"PaperId": "https://openalex.org/W1967547265", "PaperTitle": "Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells", "Year": 2014, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Xuanyao Fong", "Yusung Kim", "Sri Harsha Choday", "Kaushik Roy"]}]}, {"DBLP title": "Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors.", "DBLP authors": ["Jianwei Dai", "Menglong Guan", "Lei Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2241088", "OA papers": [{"PaperId": "https://openalex.org/W1964837280", "PaperTitle": "Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Jianwei Dai", "Menglong Guan", "Lei Wang"]}]}, {"DBLP title": "Eliminating Synchronization Latency Using Sequenced Latching.", "DBLP authors": ["Ghaith Tarawneh", "Alex Yakovlev", "Terrence S. T. Mak"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2243177", "OA papers": [{"PaperId": "https://openalex.org/W1992277774", "PaperTitle": "Eliminating Synchronization Latency Using Sequenced Latching", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Newcastle University": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Ghaith Tarawneh", "Alex Yakovlev", "Terrence Mak"]}]}, {"DBLP title": "Monolithic Low-EMI CMOS DC-DC Boost Converter for Portable Applications.", "DBLP authors": ["Wan-Rone Liou", "Mei-Ling Yeh", "Ping-Shin Chen", "Chun-Chang Tseng", "Tang-Yu Huang", "Shu-Chia Lin", "Cheng-Yu Lin", "Chih-Hsiang Sun"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2243927", "OA papers": [{"PaperId": "https://openalex.org/W1970137484", "PaperTitle": "Monolithic Low-EMI CMOS DC\u2013DC Boost Converter for Portable Applications", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Taipei University": 3.0, "National Taiwan Ocean University": 2.0, "Inno-Tech Co., Taipei, Taiwan": 3.0}, "Authors": ["Wan-Rone Liou", "Mei-Ling Yeh", "Ping-Shin Chen", "Chun-Chang Tseng", "Tang-Yu Huang", "Shu-Chia Lin", "Cheng Yu Lin", "Chih-Hsiang Sun"]}]}, {"DBLP title": "Comparative Study of Various Latch-Type Sense Amplifiers.", "DBLP authors": ["Taehui Na", "Seung-Han Woo", "Jisu Kim", "Hanwool Jeong", "Seong-Ook Jung"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2239320", "OA papers": [{"PaperId": "https://openalex.org/W2074628056", "PaperTitle": "Comparative Study of Various Latch-Type Sense Amplifiers", "Year": 2014, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Yonsei University": 5.0}, "Authors": ["Taehui Na", "Seung Hoon Woo", "Sun-Uk Kim", "Hanwool Jeong", "Seong-Ook Jung"]}]}, {"DBLP title": "Speech Processing on a Reconfigurable Analog Platform.", "DBLP authors": ["Shubha Ramakrishnan", "Arindam Basu", "Leung Kin Chiu", "Jennifer Hasler", "David V. Anderson", "Stephen Brink"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2241089", "OA papers": [{"PaperId": "https://openalex.org/W2124244654", "PaperTitle": "Speech Processing on a Reconfigurable Analog Platform", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 6.0}, "Authors": ["Shubha Ramakrishnan", "Arindam Basu", "Leung Chiu", "Jennifer Hasler", "David E. Anderson", "Stephen Brink"]}]}, {"DBLP title": "2.4-GHz High-Efficiency Adaptive Power.", "DBLP authors": ["Cheng-Jyun Li", "Tai-Cheng Lee"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2238264", "OA papers": [{"PaperId": "https://openalex.org/W2042130201", "PaperTitle": "2.4-GHz High-Efficiency Adaptive Power", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Cheng-Jyun Li", "Tai-Cheng Lee"]}]}, {"DBLP title": "Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems.", "DBLP authors": ["Ahmad Atghiaee", "Nasser Masoumi", "Payman Zarkesh-Ha", "Milad Mehri"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2243849", "OA papers": [{"PaperId": "https://openalex.org/W2048092590", "PaperTitle": "Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 3.0, "University of New Mexico": 1.0}, "Authors": ["Ahmad Atghiaee", "Nasser Masoumi", "Payman Zarkesh-Ha", "Milad Mehri"]}]}, {"DBLP title": "Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing.", "DBLP authors": ["Cosmin Popa"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2239670", "OA papers": [{"PaperId": "https://openalex.org/W1999533217", "PaperTitle": "Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Polytechnic University of Bucharest": 1.0}, "Authors": ["Cosmin Popa"]}]}, {"DBLP title": "Computation on Stochastic Bit Streams Digital Image Processing Case Studies.", "DBLP authors": ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2247429", "OA papers": [{"PaperId": "https://openalex.org/W2010588734", "PaperTitle": "Computation on Stochastic Bit Streams Digital Image Processing Case Studies", "Year": 2014, "CitationCount": 182, "EstimatedCitation": 182, "Affiliations": {"Twin Cities Orthopedics": 2.0, "University of Minnesota": 2.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"]}]}, {"DBLP title": "High-Throughput Multistandard Transform Core Supporting MPEG/H.264/VC-1 Using Common Sharing Distributed Arithmetic.", "DBLP authors": ["Yuan-Ho Chen", "Jyun-Neng Chen", "Tsin-Yuan Chang", "Chih-Wen Lu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251021", "OA papers": [{"PaperId": "https://openalex.org/W2114165826", "PaperTitle": "High-Throughput Multistandard Transform Core Supporting MPEG/H.264/VC-1 Using Common Sharing Distributed Arithmetic", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Chung Yuan Christian University": 1.0, "National Tsing Hua University": 3.0}, "Authors": ["Yuan-Ho Chen", "Jyun-Neng Chen", "Tsin-Yuan Chang", "Chih-Wen Lu"]}]}, {"DBLP title": "20-Gb/s CMOS EA/MZ Modulator Driver With Intrinsic Parasitic Feedback Network.", "DBLP authors": ["Min-Sheng Kao", "Fanta Chen", "Yu-Hao Hsu", "Jen-Ming Wu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251685", "OA papers": [{"PaperId": "https://openalex.org/W1973212497", "PaperTitle": "20-Gb/s CMOS EA/MZ Modulator Driver With Intrinsic Parasitic Feedback Network", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Department of Electrical Engineering, Institute of Communications Engineering, Taipei, Taiwan": 1.0}, "Authors": ["Min-Sheng Kao", "Fan-Ta Chen", "Yu-Hao Hsu", "Jen-Ming Wu"]}]}, {"DBLP title": "On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions.", "DBLP authors": ["Chin-Yao Chang", "Kuen-Jong Lee"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2248765", "OA papers": [{"PaperId": "https://openalex.org/W1988975553", "PaperTitle": "On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Chin-Yao Chang", "Kuen-Jong Lee"]}]}, {"DBLP title": "Accurate and Efficient On-Chip Spectral Analysis for Built-In Testing and Calibration Approaches.", "DBLP authors": ["Hari Chauhan", "Yongsuk Choi", "Marvin Onabajo", "In-Seok Jung", "Yong-Bin Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251919", "OA papers": [{"PaperId": "https://openalex.org/W1985594279", "PaperTitle": "Accurate and Efficient On-Chip Spectral Analysis for Built-In Testing and Calibration Approaches", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Northeastern University": 5.0}, "Authors": ["Hari Chauhan", "Yong-Suk Choi", "Marvin Onabajo", "In-Seok Jung", "Yong Jin Kim"]}]}, {"DBLP title": "Fault-Duration And-Location Aware CED Technique With Runtime Adaptability.", "DBLP authors": ["Yu Liu", "Kaijie Wu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251484", "OA papers": [{"PaperId": "https://openalex.org/W1972994536", "PaperTitle": "Fault-Duration And-Location Aware CED Technique With Runtime Adaptability", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois at Chicago": 1.0, "Chongqing University": 1.0}, "Authors": ["Yu Liu", "Kaijie Wu"]}]}, {"DBLP title": "Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2248764", "OA papers": [{"PaperId": "https://openalex.org/W2074295325", "PaperTitle": "Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"SUNY Polytechnic Institute": 0.5, "New York University": 0.5, "New York University Abu Dhabi": 1.0}, "Authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices.", "DBLP authors": ["Server Kasap", "Soydan Redif"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2248069", "OA papers": [{"PaperId": "https://openalex.org/W2032562132", "PaperTitle": "Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"European University Cyprus": 2.0}, "Authors": ["Server Kasap", "Soydan Redif"]}]}, {"DBLP title": "ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition Video.", "DBLP authors": ["Mariangela Genovese", "Ettore Napoli"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2249295", "OA papers": [{"PaperId": "https://openalex.org/W2104298702", "PaperTitle": "ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition Video", "Year": 2014, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Engineering (Italy)": 2.0}, "Authors": ["Mariangela Genovese", "Ettore Napoli"]}]}, {"DBLP title": "Parasitics-Aware Design of Symmetric and Asymmetric Gate-Workfunction FinFET SRAMs.", "DBLP authors": ["Ajay N. Bhoj", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252031", "OA papers": [{"PaperId": "https://openalex.org/W2070862897", "PaperTitle": "Parasitics-Aware Design of Symmetric and Asymmetric Gate-Workfunction FinFET SRAMs", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Ajay N. Bhoj", "Niraj K. Jha"]}]}, {"DBLP title": "Large-Scale Memristive Associative Memories.", "DBLP authors": ["Eero Lehtonen", "Jussi H. Poikonen", "Mika Laiho", "Pentti Kanerva"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2250319", "OA papers": [{"PaperId": "https://openalex.org/W1997538750", "PaperTitle": "Large-Scale Memristive Associative Memories", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Turku": 2.0, "Aalto University": 1.0, "Center for Theoretical Biological Physics": 1.0}, "Authors": ["Eero Lehtonen", "Jussi Poikonen", "Mika Laiho", "Pentti Kanerva"]}]}, {"DBLP title": "28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique.", "DBLP authors": ["Yukiko Umemoto", "Koji Nii", "Jiro Ishikawa", "Makoto Yabuuchi", "Kazuyoshi Okamoto", "Yasumasa Tsukamoto", "Shinji Tanaka", "Koji Tanaka", "Tetsuya Matsumura", "Kazutaka Mori", "Kazumasa Yanagisawa"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2246201", "OA papers": [{"PaperId": "https://openalex.org/W2070538604", "PaperTitle": "28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Renesas Electronics (Japan)": 10.0, "Mitsubishi Group (Japan)": 1.0}, "Authors": ["Y. Umemoto", "Koji Nii", "Jiro Ishikawa", "Makoto Yabuuchi", "Kazuyoshi Okamoto", "Yasumasa Tsukamoto", "Shinji Tanaka", "Koji Tanaka", "Tetsuya Matsumura", "Kazutaka Mori", "Kazumasa Yanagisawa"]}]}, {"DBLP title": "1.2 V 10-bit 75 MS/s Pipelined ADC With Phase-Dependent Gain-Transition CDS.", "DBLP authors": ["Jong-Kwan Woo", "Hyunjoong Lee", "Hwi-Cheol Kim", "Deog-Kyoon Jeong", "Suhwan Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251019", "OA papers": [{"PaperId": "https://openalex.org/W2157029929", "PaperTitle": "1.2 V 10-bit 75 MS/s Pipelined ADC With Phase-Dependent Gain-Transition CDS", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seoul National University": 4.0, "GCT Semicond. Inc., San Jose, CA, USA": 1.0}, "Authors": ["Jong-Kwan Woo", "Hyunjoong Lee", "Hwi-Cheol Kim", "Deog-Kyoon Jeong", "Suhwan Kim"]}]}, {"DBLP title": "Segmented Architecture for Successive Approximation Analog-to-Digital Converters.", "DBLP authors": ["Mehdi Saberi", "Reza Lotfi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2246592", "OA papers": [{"PaperId": "https://openalex.org/W2168543911", "PaperTitle": "Segmented Architecture for Successive Approximation Analog-to-Digital Converters", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Ferdowsi University of Mashhad": 2.0}, "Authors": ["Mehdi Saberi", "Reza Lotfi"]}]}, {"DBLP title": "Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning.", "DBLP authors": ["Xiang Hu", "Peng Du", "Shih-Hung Weng", "Chung-Kuan Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252210", "OA papers": [{"PaperId": "https://openalex.org/W2083183587", "PaperTitle": "Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Broadcom Corporation, San Diego, CA, USA": 1.0, "Google (United States)": 1.0, "University of California, San Diego": 2.0}, "Authors": ["Xiang Hu", "Peng Du", "Shih-Hung Weng", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang", "Pei-Ying Chao"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2248070", "OA papers": [{"PaperId": "https://openalex.org/W2078267331", "PaperTitle": "Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Tsing Hua University": 2.0, "TinnoTek Inc., Hsinchu, Taiwan": 1.0}, "Authors": ["Chao-Wen Tzeng", "Shi-Yu Huang", "Pei-Ying Chao"]}]}, {"DBLP title": "Mapping Loop Structures Onto Parametrized Hardware Pipelines.", "DBLP authors": ["Adrien Le Masle", "Wayne Luk"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251430", "OA papers": [{"PaperId": "https://openalex.org/W2009148949", "PaperTitle": "Mapping Loop Structures Onto Parametrized Hardware Pipelines", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Adrien Le Masle", "Wayne Luk"]}]}, {"DBLP title": "Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains.", "DBLP authors": ["Jean-Michel Chabloz", "Ahmed Hemani"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252030", "OA papers": [{"PaperId": "https://openalex.org/W2163953032", "PaperTitle": "Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ESI Group (Sweden)": 2.0}, "Authors": ["Jean-Michel Chabloz", "Ahmed Hemani"]}]}, {"DBLP title": "Integrated Algorithm for 3-D IC Through-Silicon Via Assignment.", "DBLP authors": ["Xiaodong Liu", "Gary K. Yeap", "Jun Tao", "Xuan Zeng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2246876", "OA papers": [{"PaperId": "https://openalex.org/W1971507799", "PaperTitle": "Integrated Algorithm for 3-D IC Through-Silicon Via Assignment", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "Synopsys (United States)": 1.0}, "Authors": ["Xiaodong Liu", "Gary K. Yeap", "Jun Tao", "Xuan Zeng"]}]}, {"DBLP title": "Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits.", "DBLP authors": ["Chun-Yi Kuo", "Chi-Jih Shih", "Yi-Chang Lu", "James Chien-Mo Li", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2250320", "OA papers": [{"PaperId": "https://openalex.org/W2016089829", "PaperTitle": "Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Taiwan University": 2.0, "Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 2.0, "Duke University": 1.0}, "Authors": ["Chun-Yi Kuo", "Chi-Jih Shih", "Yi-Chang Lu", "James T. Li", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip.", "DBLP authors": ["Nima Jafarzadeh", "Maurizio Palesi", "Ahmad Khademzadeh", "Ali Afzali-Kusha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251020", "OA papers": [{"PaperId": "https://openalex.org/W2071147846", "PaperTitle": "Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Islamic Azad University, Science and Research Branch": 1.0, "Universit\u00e0 degli Studi di Enna Kore": 1.0, "Iran Telecommunication Research Center": 1.0, "College of Engineering, School of Electrical and Computer Engineering, Tehran, Iran": 1.0}, "Authors": ["Nima Jafarzadeh", "Maurizio Palesi", "Ahmad Khademzadeh", "Ali Afzali-Kusha"]}]}, {"DBLP title": "Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage.", "DBLP authors": ["Shunji Nakata", "Hiroki Hanazono", "Hiroshi Makino", "Hiroki Morimura", "Masayuki Miyama", "Yoshio Matsuda"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2247642", "OA papers": [{"PaperId": "https://openalex.org/W2024716026", "PaperTitle": "Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"NTT (Japan)": 2.0, "Kanazawa University": 3.0, "Osaka Institute of Technology": 1.0}, "Authors": ["Shunji Nakata", "Hiroshi Hanazono", "Hiroshi Makino", "Hiroki Morimura", "Masayuki Miyama", "Yoshio Matsuda"]}]}, {"DBLP title": "Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs.", "DBLP authors": ["Palkesh Jain", "Frank Cano", "Bapana Pudi", "N. V. Arvind"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2251022", "OA papers": [{"PaperId": "https://openalex.org/W2117778642", "PaperTitle": "Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (United States)": 3.0, "Adv. CMOS Ramp Team, Houston, TX, USA": 1.0}, "Authors": ["Palkesh Jain", "Frank Cano", "Bapana Pudi", "N.V. Arvind"]}]}, {"DBLP title": "Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization.", "DBLP authors": ["Subhadip Kundu", "Aniket Jha", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2249542", "OA papers": [{"PaperId": "https://openalex.org/W2020755701", "PaperTitle": "Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0, "Synopsys (United States)": 1.0}, "Authors": ["Subhadip Kundu", "Aniket Jha", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"]}]}, {"DBLP title": "Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces.", "DBLP authors": ["Hyun-Woo Lee", "Chulwoo Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252473", "OA papers": [{"PaperId": "https://openalex.org/W2008288558", "PaperTitle": "Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea University": 2.0}, "Authors": ["Hyun Lee", "Chulwoo Kim"]}]}, {"DBLP title": "AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture.", "DBLP authors": ["Kon-Woo Kwon", "Sri Harsha Choday", "Yusung Kim", "Kaushik Roy"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256945", "OA papers": [{"PaperId": "https://openalex.org/W2067005125", "PaperTitle": "AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Kon-Woo Kwon", "Sri Harsha Choday", "Yusung Kim", "Kaushik Roy"]}]}, {"DBLP title": "Pulsed-Latch Utilization for Clock-Tree Power Optimization.", "DBLP authors": ["Hong-Ting Lin", "Yi-Lin Chuang", "Zong-Han Yang", "Tsung-Yi Ho"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252211", "OA papers": [{"PaperId": "https://openalex.org/W2009087921", "PaperTitle": "Pulsed-Latch Utilization for Clock-Tree Power Optimization", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Cheng Kung University": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Hong-Ting Victor Lin", "Yi-Lin Chuang", "Zonghan Yang", "Tsung-Yi Ho"]}]}, {"DBLP title": "Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256810", "OA papers": [{"PaperId": "https://openalex.org/W2029997441", "PaperTitle": "Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Broadcom Corporation, San Diego, CA, USA": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Mingjing Chen", "Alex Orailoglu"]}]}, {"DBLP title": "Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors.", "DBLP authors": ["Abhishek A. Sinkar", "Hamid Reza Ghasemi", "Michael J. Schulte", "Ulya R. Karpuzcu", "Nam Sung Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2257900", "OA papers": [{"PaperId": "https://openalex.org/W2065479216", "PaperTitle": "Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Wisconsin\u2013Madison": 4.0, "University of Minnesota": 1.0}, "Authors": ["Abhishek A. Sinkar", "Hamid Ghasemi", "Michael J. Schulte", "Ulya R. Karpuzcu", "Nam Kim"]}]}, {"DBLP title": "32 Bit \u00d732 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler.", "DBLP authors": ["Xiaoxiao Zhang", "Farid Boussa\u00efd", "Amine Bermak"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252032", "OA papers": [{"PaperId": "https://openalex.org/W2039617518", "PaperTitle": "32 Bit $\\times\\,$32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "University of Western Australia": 1.0}, "Authors": ["Xiaoxiao Zhang", "Farid Boussaid", "Amine Bermak"]}]}, {"DBLP title": "Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating.", "DBLP authors": ["Shmuel Wimer", "Israel Koren"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2253338", "OA papers": [{"PaperId": "https://openalex.org/W1982784844", "PaperTitle": "Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Bar-Ilan University": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Shmuel Wimer", "Israel Koren"]}]}, {"DBLP title": "Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2253499", "OA papers": [{"PaperId": "https://openalex.org/W2114433681", "PaperTitle": "Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256438", "OA papers": [{"PaperId": "https://openalex.org/W2129495861", "PaperTitle": "Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress.", "DBLP authors": ["Hyoyoung Shin", "Youngkyu Park", "Gihwa Lee", "Jungsik Park", "Sungho Kang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2255628", "OA papers": [{"PaperId": "https://openalex.org/W2114773166", "PaperTitle": "Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 3.0, "Manuf. Div., Hynix Semicond., Inc., Icheon, South Korea": 2.0}, "Authors": ["Hyo-Young Shin", "Young-Kyu Park", "Gi-Hwa Lee", "Jungsik Park", "Sungho Kang"]}]}, {"DBLP title": "On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors.", "DBLP authors": ["Davide Sabena", "Matteo Sonza Reorda", "Luca Sterpone"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252636", "OA papers": [{"PaperId": "https://openalex.org/W2130789838", "PaperTitle": "On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Davide Sabena", "Matteo Sonza Reorda", "Luca Sterpone"]}]}, {"DBLP title": "Diagnose Failures Caused by Multiple Locations at a Time.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li", "Wu-Tung Cheng", "Yu Huang", "Huaxing Tang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256437", "OA papers": [{"PaperId": "https://openalex.org/W1974422688", "PaperTitle": "Diagnose Failures Caused by Multiple Locations at a Time", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5, "Mentor Technologies": 3.0}, "Authors": ["Jing Yong Ye", "Yu Hu", "Xiaowei Li", "Wu-Tung Cheng", "Yu Huang", "Huaxing Tang"]}]}, {"DBLP title": "Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template.", "DBLP authors": ["Pankaj Golani", "Peter A. Beerel"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2257187", "OA papers": [{"PaperId": "https://openalex.org/W2007407780", "PaperTitle": "Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Pankaj Golani", "Peter A. Beerel"]}]}, {"DBLP title": "Incremental Trace-Buffer Insertion for FPGA Debug.", "DBLP authors": ["Eddie Hung", "Steven J. E. Wilton"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2255071", "OA papers": [{"PaperId": "https://openalex.org/W2073321629", "PaperTitle": "Incremental Trace-Buffer Insertion for FPGA Debug", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Eddie Hung", "Steven J. E. Wilton"]}]}, {"DBLP title": "FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects.", "DBLP authors": ["Jason Cong", "Bingjun Xiao"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2259512", "OA papers": [{"PaperId": "https://openalex.org/W2086709250", "PaperTitle": "FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects", "Year": 2014, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Bingjun Xiao"]}]}, {"DBLP title": "Temperature Sensing RRAM Architecture for 3-D ICs.", "DBLP authors": ["Cory E. Merkel", "Dhireesha Kudithipudi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256378", "OA papers": [{"PaperId": "https://openalex.org/W2170551143", "PaperTitle": "Temperature Sensing RRAM Architecture for 3-D ICs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rochester Institute of Technology": 2.0}, "Authors": ["Cory Merkel", "Dhireesha Kudithipudi"]}]}, {"DBLP title": "1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS.", "DBLP authors": ["Syed Ahmed Aamir", "Pavel Angelov", "J. Jacob Wikner"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252635", "OA papers": [{"PaperId": "https://openalex.org/W2006912674", "PaperTitle": "1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Bielefeld University": 1.0, "AnaCatum Design AB, Linkoping, Sweden": 1.0, "Link\u00f6ping University": 1.0}, "Authors": ["Syed Ahmed Aamir", "Pavel Angelov", "J. Jacob Wikner"]}]}, {"DBLP title": "Friendly Fast Poisson Solver Preconditioning Technique for Power Grid Analysis.", "DBLP authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2252375", "OA papers": [{"PaperId": "https://openalex.org/W2093622398", "PaperTitle": "Friendly Fast Poisson Solver Preconditioning Technique for Power Grid Analysis", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Jin Shi"]}]}, {"DBLP title": "Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding.", "DBLP authors": ["Guoyu Wang", "Hongsheng Zhang", "Mingying Lu", "Chao Zhang", "Tao Jiang", "Guangyu Guo"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2253812", "OA papers": [{"PaperId": "https://openalex.org/W2091412234", "PaperTitle": "Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chongqing University of Posts and Telecommunications": 6.0}, "Authors": ["Guoyu Wang", "Hongsheng Zhang", "Ming-Ying Lu", "Chao Zhang", "Tao Jiang", "Guang-Yu Guo"]}]}, {"DBLP title": "Single-Bit Pseudoparallel Processing Low-Oversampling Delta-Sigma Modulator Suitable for SDR Wireless Transmitters.", "DBLP authors": ["Safar Hatami", "Mohamed Helaoui", "Fadhel M. Ghannouchi", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256808", "OA papers": [{"PaperId": "https://openalex.org/W2130722233", "PaperTitle": "Single-Bit Pseudoparallel Processing Low-Oversampling Delta\u2013Sigma Modulator Suitable for SDR Wireless Transmitters", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Southern California": 2.0, "Department of Electrical and Computer Engineering, Intelligent RF Radio Laboratory, Calgary, AB, Canada": 2.0}, "Authors": ["Safar Hatami", "Mohamed Helaoui", "Fadhel M. Ghannouchi", "Massoud Pedram"]}]}, {"DBLP title": "Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study.", "DBLP authors": ["Oghenekarho Okobiah", "Saraju P. Mohanty", "Elias Kougianos"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256436", "OA papers": [{"PaperId": "https://openalex.org/W2117261126", "PaperTitle": "Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of North Texas": 3.0}, "Authors": ["Oghenekarho Okobiah", "Saraju P. Mohanty", "Elias Kougianos"]}]}, {"DBLP title": "Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects.", "DBLP authors": ["Shih-Hung Weng", "Yulei Zhang", "James F. Buckwalter", "Chung-Kuan Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2255070", "OA papers": [{"PaperId": "https://openalex.org/W2127067143", "PaperTitle": "Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Shih-Hung Weng", "Yulei Zhang", "James F. Buckwalter", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate.", "DBLP authors": ["Jes\u00fas Aguado Ruiz", "Antonio J. L\u00f3pez-Mart\u00edn", "Javier L\u00f3pez-Lemus", "Jaime Ram\u00edrez-Angulo"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256946", "OA papers": [{"PaperId": "https://openalex.org/W2143032053", "PaperTitle": "Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Universidad Publica de Navarra": 1.0, "University of Navarra": 1.0, "New Mexico State University": 2.0}, "Authors": ["Jesus Aguado-Ruiz", "Antonio J. Lopez-Martin", "Javier Lopez-Lemus", "Jaime Ramirez-Angulo"]}]}, {"DBLP title": "Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison.", "DBLP authors": ["Jean DaRolt", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2257903", "OA papers": [{"PaperId": "https://openalex.org/W1987339131", "PaperTitle": "Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0}, "Authors": ["Jean Da Rolt", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "Thirty Two-Stage CMOS TDI Image Sensor With On-Chip Analog Accumulator.", "DBLP authors": ["Kaiming Nie", "Suying Yao", "Jiangtao Xu", "Jing Gao"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2256809", "OA papers": [{"PaperId": "https://openalex.org/W2069370524", "PaperTitle": "Thirty Two-Stage CMOS TDI Image Sensor With On-Chip Analog Accumulator", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Tianjin University": 4.0}, "Authors": ["Kaiming Nie", "Suying Yao", "Jiangtao Xu", "Jing Gao"]}]}, {"DBLP title": "Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention.", "DBLP authors": ["Yuhao Wang", "Hao Yu", "Wei Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265754", "OA papers": [{"PaperId": "https://openalex.org/W1967645702", "PaperTitle": "Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Norman C. Beaulieu", "Hao Yu", "Wei Zhang"]}]}, {"DBLP title": "Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline.", "DBLP authors": ["Mahmood Khayatzadeh", "Yong Lian"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265265", "OA papers": [{"PaperId": "https://openalex.org/W2075848529", "PaperTitle": "Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Mahmood Khayatzadeh", "Yong Lian"]}]}, {"DBLP title": "On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time.", "DBLP authors": ["Yansheng Wang", "Leibo Liu", "Shouyi Yin", "Min Zhu", "Peng Cao", "Jun Yang", "Shaojun Wei"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2263155", "OA papers": [{"PaperId": "https://openalex.org/W2082609830", "PaperTitle": "On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Institute of Microelectronics, National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China": 1.0, "Tsinghua University": 2.0, "Institute of Microelectronics": 2.0, "Southeast University": 2.0}, "Authors": ["Yansheng Wang", "Leibo Liu", "Shouyi Yin", "Min Zhu", "Peng Cao", "Jun Yang", "Shaojun Wei"]}]}, {"DBLP title": "Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over GF(2m).", "DBLP authors": ["Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Chiou-Yng Lee", "Siavash Bayat Sarmadi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2260570", "OA papers": [{"PaperId": "https://openalex.org/W2118457002", "PaperTitle": "Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over &lt;inline-formula&gt; &lt;tex-math notation=\"TeX\"&gt;${\\rm GF}(2^{m})$ &lt;/tex-math&gt;&lt;/inline-formula&gt;", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Rochester Institute of Technology": 2.0, "Lunghwa University of Science and Technology": 1.0, "Sharif University of Technology": 1.0}, "Authors": ["Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Chiou-Yng Lee", "Siavash Bayat-Sarmadi"]}]}, {"DBLP title": "Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory.", "DBLP authors": ["Jonghong Kim", "Wonyong Sung"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265314", "OA papers": [{"PaperId": "https://openalex.org/W2048185145", "PaperTitle": "Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Jonghong Kim", "Wonyong Sung"]}]}, {"DBLP title": "Design of On-Chip Lightweight Sensors for Effective Detection of Recycled ICs.", "DBLP authors": ["Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2264063", "OA papers": [{"PaperId": "https://openalex.org/W2007280892", "PaperTitle": "Design of On-Chip Lightweight Sensors for Effective Detection of Recycled ICs", "Year": 2014, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Xuehui Zhang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits.", "DBLP authors": ["Shuo Wang", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2263812", "OA papers": [{"PaperId": "https://openalex.org/W2127421953", "PaperTitle": "Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Shuo Wang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Logical Effort for CMOS-Based Dual Mode Logic Gates.", "DBLP authors": ["Itamar Levi", "Alexander Belenky", "Alexander Fish"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2257902", "OA papers": [{"PaperId": "https://openalex.org/W2167065655", "PaperTitle": "Logical Effort for CMOS-Based Dual Mode Logic Gates", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Ben-Gurion University of the Negev": 2.0, "Bar-Ilan University": 1.0}, "Authors": ["Itamar Levi", "Alexander S. Belenky", "Alexander Fish"]}]}, {"DBLP title": "Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method.", "DBLP authors": ["Yuan Li", "Paul Chow", "Jiang Jiang", "Minxuan Zhang", "Shaojun Wei"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2262103", "OA papers": [{"PaperId": "https://openalex.org/W2154745816", "PaperTitle": "Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National University of Defense Technology": 2.0, "University of Toronto": 1.0, "Shanghai Jiao Tong University": 1.0, "Tsinghua University": 1.0}, "Authors": ["Yuan Li", "Paul Chow", "Jiang Jiang", "Minxuan Zhang", "Shaojun Wei"]}]}, {"DBLP title": "Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority.", "DBLP authors": ["Min-Woo Lee", "Ji-Hwan Yoon", "Jongsun Park"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2263232", "OA papers": [{"PaperId": "https://openalex.org/W2009436692", "PaperTitle": "Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Korea University": 3.0}, "Authors": ["Min Goo Lee", "Ji Won Yoon", "Jongsun Park"]}]}, {"DBLP title": "Practical Routability-Driven Design Flow for Multilayer Power Networks Using Aluminum-Pad Layer.", "DBLP authors": ["Wen-Hsiang Chang", "Mango Chia-Tso Chao", "Shi-Hao Chen"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2264686", "OA papers": [{"PaperId": "https://openalex.org/W2053008534", "PaperTitle": "Practical Routability-Driven Design Flow for Multilayer Power Networks Using Aluminum-Pad Layer", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Global Unichip (Taiwan)": 1.0}, "Authors": ["Wen-Hsiang Chang", "Mango C.-T. Chao", "Shihao Chen"]}]}, {"DBLP title": "UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors.", "DBLP authors": ["Xiaowen Wu", "Yaoyao Ye", "Jiang Xu", "Wei Zhang", "Weichen Liu", "Mahdi Nikdast", "Xuan Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2263397", "OA papers": [{"PaperId": "https://openalex.org/W1994968689", "PaperTitle": "UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Hong Kong University of Science and Technology": 6.0, "Nanyang Technological University": 1.0}, "Authors": ["Xiaowen Wu", "Yaoyao Ye", "Jiang Xu", "Wei Zhang", "Weichen Liu", "Mahdi Nikdast", "Xuan Wang"]}]}, {"DBLP title": "High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology.", "DBLP authors": ["Ching-Che Chung", "Duo Sheng", "Sung-En Shen"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2260186", "OA papers": [{"PaperId": "https://openalex.org/W2144441564", "PaperTitle": "High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Chung Cheng University": 2.0, "Fu Jen Catholic University": 1.0}, "Authors": ["Ching-Che Chung", "Duo Sheng", "Sung-En Shen"]}]}, {"DBLP title": "Variation-Aware Variable Latency Design.", "DBLP authors": ["Saket Gupta", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265662", "OA papers": [{"PaperId": "https://openalex.org/W1965738274", "PaperTitle": "Variation-Aware Variable Latency Design", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Broadcom (United States)": 1.0, "University of Minnesota": 1.0}, "Authors": ["Saket Gupta", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "1.9-ps Jitter, 10.0-dBm-EMI Reduction Spread-Spectrum Clock Generator With Autocalibration VCO Technique for Serial-ATA Application.", "DBLP authors": ["Takashi Kawamoto", "Masato Suzuki", "Takayuki Noto"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2257901", "OA papers": [{"PaperId": "https://openalex.org/W2071221592", "PaperTitle": "1.9-ps Jitter, 10.0-dBm-EMI Reduction Spread-Spectrum Clock Generator With Autocalibration VCO Technique for Serial-ATA Application", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hitachi (Japan)": 1.0, "Renesas Electronics (Japan)": 2.0}, "Authors": ["T. Kawamoto", "Masato Suzuki", "Takayuki Noto"]}]}, {"DBLP title": "A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals.", "DBLP authors": ["Behzad Dehlaghi", "Sebastian Magierowski", "Leonid Belostotski"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265895", "OA papers": [{"PaperId": "https://openalex.org/W1995429929", "PaperTitle": "A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Calgary": 3.0}, "Authors": ["Behzad Dehlaghi", "Sebastian Magierowski", "Leonid Belostotski"]}]}, {"DBLP title": "Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization.", "DBLP authors": ["Tseng-Chin Luo", "Mango Chia-Tso Chao", "Huan-Chi Tseng", "Masaharu Goto", "Philip A. Fisher", "Yuan-Yao Chang", "Chi-Min Chang", "Takayuki Takao", "Katsuhito Iwasaki", "Cheng Mao Lee"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265299", "OA papers": [{"PaperId": "https://openalex.org/W1997407109", "PaperTitle": "Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Taiwan Semicond. Manuf. Corp., Hsinchu, Taiwan": 5.0, "National Yang Ming Chiao Tung University": 1.0, "Agilent Technologies (Japan)": 4.0}, "Authors": ["Tseng-Chin Luo", "Mango C.-T. Chao", "Huan-Chi Tseng", "Masaharu Goto", "Philip A. Fisher", "Yuan-Yao Chang", "Chi-Min Chang", "Takayuki Takao", "Katsuhito Iwasaki", "Cheng-Few Lee"]}]}, {"DBLP title": "FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2260569", "OA papers": [{"PaperId": "https://openalex.org/W2073368686", "PaperTitle": "FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Chun-Yi Lee", "Niraj K. Jha"]}]}, {"DBLP title": "1-V 365-\u00b5W 2.5-MHz Channel Selection Filter for 3G Wireless Receiver in 55-nm CMOS.", "DBLP authors": ["Tien-Yu Lo", "Chi-Hsiang Lo"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2260187", "OA papers": [{"PaperId": "https://openalex.org/W2147731366", "PaperTitle": "1-V 365-$\\mu{\\rm W}$ 2.5-MHz Channel Selection Filter for 3G Wireless Receiver in 55-nm CMOS", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"MediaTek (Taiwan)": 1.0, "National Ilan University": 1.0}, "Authors": ["Tien-Yu Lo", "Chi-Hsiang Lo"]}]}, {"DBLP title": "Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning.", "DBLP authors": ["Minoo Mirsaeedi", "Andres J. Torres", "Mohab H. Anis"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265309", "OA papers": [{"PaperId": "https://openalex.org/W4242401494", "PaperTitle": "Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 1.0, "Mentor Technologies": 1.0, "American University in Cairo": 1.0}, "Authors": ["Minoo Mirsaeedi", "Andres Torres", "Mohab Anis"]}]}, {"DBLP title": "Area-Delay Efficient Binary Adders in QCA.", "DBLP authors": ["Stefania Perri", "Pasquale Corsonello", "Giuseppe Cocorullo"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2261831", "OA papers": [{"PaperId": "https://openalex.org/W2170700352", "PaperTitle": "Area-Delay Efficient Binary Adders in QCA", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Calabria": 3.0}, "Authors": ["Stefania Perri", "Pasquale Corsonello", "Giuseppe Cocorullo"]}]}, {"DBLP title": "Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM.", "DBLP authors": ["Kejie Huang", "Ning Ning", "Yong Lian"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2260365", "OA papers": [{"PaperId": "https://openalex.org/W2054420235", "PaperTitle": "Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Data Storage Institute": 1.0, "Agency for Science, Technology and Research": 1.0, "National University of Singapore": 1.0}, "Authors": ["Kejie Huang", "Ning Ning", "Yong Lian"]}]}, {"DBLP title": "High-Throughput and Low-Complexity BCH Decoding Architecture for Solid-State Drives.", "DBLP authors": ["Youngjoo Lee", "Hoyoung Yoo", "Injae Yoo", "In-Cheol Park"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2264687", "OA papers": [{"PaperId": "https://openalex.org/W2044293244", "PaperTitle": "High-Throughput and Low-Complexity BCH Decoding Architecture for Solid-State Drives", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea#TAB#": 4.0}, "Authors": ["Young-Joo Lee", "Hoyoung Yoo", "Injae Yoo", "In-Cheol Park"]}]}, {"DBLP title": "Built-In Binary Code Inversion Technique for On-Chip Flash Memory Sense Amplifier With Reduced Read Current Consumption.", "DBLP authors": ["Daejin Park", "Tag Gon Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265894", "OA papers": [{"PaperId": "https://openalex.org/W2035055087", "PaperTitle": "Built-In Binary Code Inversion Technique for On-Chip Flash Memory Sense Amplifier With Reduced Read Current Consumption", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Daejin Park", "Tag Gon Kim"]}]}, {"DBLP title": "Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight.", "DBLP authors": ["Jason M. Allred", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265338", "OA papers": [{"PaperId": "https://openalex.org/W2069982657", "PaperTitle": "Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Jason M. Allred", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology.", "DBLP authors": ["Junwhan Ahn", "Kiyoung Choi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265278", "OA papers": [{"PaperId": "https://openalex.org/W2119631768", "PaperTitle": "LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Junwhan Ahn", "Kiyoung Choi"]}]}, {"DBLP title": "Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers.", "DBLP authors": ["Sumit Jagdish Darak", "Smitha Kavallur Pisharath Gopi", "Achutavarrier Prasad Vinod", "Edmund Ming-Kit Lai"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2263813", "OA papers": [{"PaperId": "https://openalex.org/W2080525217", "PaperTitle": "Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Nanyang Technological University": 3.0, "Massey University": 1.0}, "Authors": ["Sumit J. Darak", "Smitha Kavallur Pisharath Gopi", "Vinod K. Prasad", "Edmund M-K. Lai"]}]}, {"DBLP title": "New 2-D Eye-Opening Monitor for Gb/s Serial Links.", "DBLP authors": ["Alaa R. Al-Taee", "Fei Yuan", "Andy Gean Ye", "Saman Sadr"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2267805", "OA papers": [{"PaperId": "https://openalex.org/W1969676445", "PaperTitle": "New 2-D Eye-Opening Monitor for Gb/s Serial Links", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Toronto Metropolitan University": 3.0, "Semtech (Canada)": 1.0}, "Authors": ["Alaa R. Al-Taee", "Fei Yuan", "Andy Ye", "Saman Sadr"]}]}, {"DBLP title": "0.6-2.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique.", "DBLP authors": ["Jinho Han", "Hyosup Won", "Hyeon-Min Bae"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2268862", "OA papers": [{"PaperId": "https://openalex.org/W1974528047", "PaperTitle": "0.6\u20132.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jinho Han", "Hyosup Won", "Hyeon-Min Bae"]}]}, {"DBLP title": "Linearization Technique for Binary Phase Detectors in a Collaborative Timing Recovery Circuit.", "DBLP authors": ["Byoung-Joo Yoo", "Woo-Rham Bae", "Jiho Han", "Jaeha Kim", "Deog-Kyoon Jeong"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2269616", "OA papers": [{"PaperId": "https://openalex.org/W2022538796", "PaperTitle": "Linearization Technique for Binary Phase Detectors in a Collaborative Timing Recovery Circuit", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea": 5.0}, "Authors": ["Byoung-Joo Yoo", "Woorham Bae", "Jiho Han", "Jaeha Kim", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "14 GSps Four-Bit Noninterleaved Data Converter Pair in 90 nm CMOS With Built-In Eye Diagram Testability.", "DBLP authors": ["Hao-Chiao Hong", "Yung-Shun Chen", "Wei-Chieh Fang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2270362", "OA papers": [{"PaperId": "https://openalex.org/W2036753474", "PaperTitle": "14 GSps Four-Bit Noninterleaved Data Converter Pair in 90 nm CMOS With Built-In Eye Diagram Testability", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Hao-Chiao Hong", "Yung-Shun Chen", "Wei-Chieh Fang"]}]}, {"DBLP title": "Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems.", "DBLP authors": ["Juan Antonio Clemente", "Elena Perez Ramo", "Javier Resano", "Daniel Mozos", "Francky Catthoor"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2271917", "OA papers": [{"PaperId": "https://openalex.org/W2064137575", "PaperTitle": "Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universidad Complutense de Madrid": 2.0, "Telef\u00f3nica (Spain)": 1.0, "Universidad de Zaragoza": 1.0, "Imec": 0.5, "KU Leuven": 0.5}, "Authors": ["Juan Antonio Clemente", "Elena Perez Ramo", "Javier Resano", "Daniel Mozos", "Francky Catthoor"]}]}, {"DBLP title": "One-Sided Static Noise Margin and Gaussian-Tail-Fitting Method for SRAM.", "DBLP authors": ["Hanwool Jeong", "Younghwi Yang", "Junha Lee", "Jisu Kim", "Seong-Ook Jung"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2268543", "OA papers": [{"PaperId": "https://openalex.org/W2061251299", "PaperTitle": "One-Sided Static Noise Margin and Gaussian-Tail-Fitting Method for SRAM", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Hanwool Jeong", "Younghwi Yang", "Jun-Ha Lee", "Sun-Uk Kim", "Seong-Ook Jung"]}]}, {"DBLP title": "Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance.", "DBLP authors": ["Guiqiang Dong", "Yangyang Pan", "Tong Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2267753", "OA papers": [{"PaperId": "https://openalex.org/W2019365293", "PaperTitle": "Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {", Skyera, Inc., San Jose, CA, USA": 1.0, "Fusion Academy": 0.5, "Fusion (United States)": 0.5, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Guiqiang Dong", "Yangyang Pan", "Tong Zhang"]}]}, {"DBLP title": "STT-RAM Cache Hierarchy With Multiretention MTJ Designs.", "DBLP authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai Li", "Weng-Fai Wong", "Xiaochun Zhu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2267754", "OA papers": [{"PaperId": "https://openalex.org/W1985841039", "PaperTitle": "STT-RAM Cache Hierarchy With Multiretention MTJ Designs", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Pittsburgh": 3.0, "National University of Singapore": 1.0, "[Qualcomm CDMA Technologies, Qualcomm Inc., San Diego, CA, USA]": 1.0}, "Authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai Li", "Weng-Fai Wong", "Xiaochun Zhu"]}]}, {"DBLP title": "Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs.", "DBLP authors": ["Chen-Wei Lin", "Mango Chia-Tso Chao", "Chih-Chieh Hsu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2268984", "OA papers": [{"PaperId": "https://openalex.org/W1987849856", "PaperTitle": "Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "National Yunlin University of Science and Technology": 1.0}, "Authors": ["Chenwei Lin", "Mango C.-T. Chao", "Chih-Chieh Hsu"]}]}, {"DBLP title": "Design of a Low-Voltage Low-Dropout Regulator.", "DBLP authors": ["Chung-Hsun Huang", "Ying-Ting Ma", "Wei-Chen Liao"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265499", "OA papers": [{"PaperId": "https://openalex.org/W2144744828", "PaperTitle": "Design of a Low-Voltage Low-Dropout Regulator", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Chung-Hsun Huang", "Ying Ma", "Weichen Liao"]}]}, {"DBLP title": "Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks.", "DBLP authors": ["Anandaroop Ghosh", "Somnath Paul", "Jongsun Park", "Swarup Bhunia"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2271696", "OA papers": [{"PaperId": "https://openalex.org/W2059314331", "PaperTitle": "Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Case Western Reserve University": 2.0, "Intel (United States)": 1.0, "Korea University": 1.0}, "Authors": ["Anandaroop Ghosh", "Somnath Paul", "Jongsun Park", "Swarup Bhunia"]}]}, {"DBLP title": "Reducing Energy at the Minimum Energy Operating Point Via Statistical Error Compensation.", "DBLP authors": ["Rami A. Abdallah", "Naresh R. Shanbhag"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2271838", "OA papers": [{"PaperId": "https://openalex.org/W2083514276", "PaperTitle": "Reducing Energy at the Minimum Energy Operating Point Via Statistical Error Compensation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Rami A. Abdallah", "Naresh R. Shanbhag"]}]}, {"DBLP title": "Simplifying Clock Gating Logic by Matching Factored Forms.", "DBLP authors": ["Inhak Han", "Youngsoo Shin"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2271054", "OA papers": [{"PaperId": "https://openalex.org/W2064465644", "PaperTitle": "Simplifying Clock Gating Logic by Matching Factored Forms", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Inhak Han", "Youngsoo Shin"]}]}, {"DBLP title": "FTQLS: Fault-Tolerant Quantum Logic Synthesis.", "DBLP authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2269869", "OA papers": [{"PaperId": "https://openalex.org/W2062468089", "PaperTitle": "FTQLS: Fault-Tolerant Quantum Logic Synthesis", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Chia-Chun Lin", "Amlan Chakrabarti", "Niraj K. Jha"]}]}, {"DBLP title": "On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures.", "DBLP authors": ["Zhen Zhang", "Dimitri Refauvelet", "Alain Greiner", "Mounir Benabdenbi", "Fran\u00e7ois P\u00eacheux"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2271697", "OA papers": [{"PaperId": "https://openalex.org/W2099541169", "PaperTitle": "On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0, "Sorbonne University": 3.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Zhen Zhang", "Dimitri Refauvelet", "Alain Greiner", "Mounir Benabdenbi", "Fran\u00e7ois P\u00eacheux"]}]}, {"DBLP title": "Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks.", "DBLP authors": ["Zhibin Xiao", "Bevan M. Baas"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2265937", "OA papers": [{"PaperId": "https://openalex.org/W2077015174", "PaperTitle": "Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Oracle (United States)": 1.0, "University of California, Davis": 1.0}, "Authors": ["Zhibin Xiao", "Bevan M. Baas"]}]}, {"DBLP title": "Achieving High-Performance On-Chip Networks With Shared-Buffer Routers.", "DBLP authors": ["Anh Thien Tran", "Bevan M. Baas"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2268548", "OA papers": [{"PaperId": "https://openalex.org/W2145786033", "PaperTitle": "Achieving High-Performance On-Chip Networks With Shared-Buffer Routers", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of California, Davis": 2.0}, "Authors": ["Anh T. Tran", "Bevan M. Baas"]}]}, {"DBLP title": "Fast Thermal Aware Placement With Accurate Thermal Analysis Based on Green Function.", "DBLP authors": ["Shih-Ying Sean Liu", "Ren-Guo Luo", "Suradeth Aroonsantidecha", "Ching-Yu Chin", "Hung-Ming Chen"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2268582", "OA papers": [{"PaperId": "https://openalex.org/W2026734753", "PaperTitle": "Fast Thermal Aware Placement With Accurate Thermal Analysis Based on Green Function", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, ", Silicon Craft Technology Co., Ltd., Bangkok, Thailand": 1.0}, "Authors": ["Sean X. Liu", "Ren-guo Luo", "Suradeth Aroonsantidecha", "Ching-Yu Chin", "Hung-Ming Chen"]}]}, {"DBLP title": "Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling.", "DBLP authors": ["Shan Cao", "Zhaolin Li", "Fang Wang", "Shaojun Wei"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2271794", "OA papers": [{"PaperId": "https://openalex.org/W1999278993", "PaperTitle": "Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 1.0}, "Authors": ["Shan Cao", "Zhaolin Li", "Fang Wang", "Shaojun Wei"]}]}, {"DBLP title": "Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs.", "DBLP authors": ["Mauro Olivieri", "Antonio Mastrandrea"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2269838", "OA papers": [{"PaperId": "https://openalex.org/W2080586212", "PaperTitle": "Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Sapienza University of Rome": 2.0}, "Authors": ["Mauro Olivieri", "Antonio Mastrandrea"]}]}, {"DBLP title": "CMOS Charge Pump With No Reversion Loss and Enhanced Drivability.", "DBLP authors": ["Joung-Yeal Kim", "Su-Jin Park", "Kee-Won Kwon", "Bai-Sun Kong", "Joo-Sun Choi", "Young-Hyun Jun"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2267214", "OA papers": [{"PaperId": "https://openalex.org/W2160059834", "PaperTitle": "CMOS Charge Pump With No Reversion Loss and Enhanced Drivability", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Samsung (South Korea)": 4.0, "Sungkyunkwan University": 2.0}, "Authors": ["Joung-yeal Kim", "Hyojin Park", "Kee-Won Kwon", "Bai-Sun Kong", "Joo-Ho Choi", "Young-Hyun Jun"]}]}, {"DBLP title": "Layout-Based Refined NPSF Model for DRAM Characterization and Testing.", "DBLP authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas", "Said Hamdioui"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2266281", "OA papers": [{"PaperId": "https://openalex.org/W2074919416", "PaperTitle": "Layout-Based Refined NPSF Model for DRAM Characterization and Testing", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Ioannina": 2.0, "Delft University of Technology": 1.0}, "Authors": ["Yiorgos Sfikas", "Yiorgos Tsiatouhas", "Said Hamdioui"]}]}, {"DBLP title": "Lifetime Enhancement Techniques for PCM-Based Image Buffer in Multimedia Applications.", "DBLP authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2266668", "OA papers": [{"PaperId": "https://openalex.org/W2139716052", "PaperTitle": "Lifetime Enhancement Techniques for PCM-Based Image Buffer in Multimedia Applications", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institute of Computing Technology": 1.5, "University of Chinese Academy of Sciences": 1.5}, "Authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Nonbinary LDPC Decoder Based on Simplified Enhanced Generalized Bit-Flipping Algorithm.", "DBLP authors": ["Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276067", "OA papers": [{"PaperId": "https://openalex.org/W1983835601", "PaperTitle": "Nonbinary LDPC Decoder Based on Simplified Enhanced Generalized Bit-Flipping Algorithm", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0}, "Authors": ["Francisco Garcia-Herrero", "Maria Jose Canet", "Javier Valls"]}]}, {"DBLP title": "Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory.", "DBLP authors": ["Yoshiro Riho", "Kazuo Nakazato"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2272043", "OA papers": [{"PaperId": "https://openalex.org/W1992543720", "PaperTitle": "Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nagoya University": 2.0}, "Authors": ["Yoshiro Riho", "Kazuo Nakazato"]}]}, {"DBLP title": "Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID.", "DBLP authors": ["Ching-Che Chung", "Hao-Hsiang Hsu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275737", "OA papers": [{"PaperId": "https://openalex.org/W2056416836", "PaperTitle": "Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Chung Cheng University": 2.0}, "Authors": ["Ching-Che Chung", "Haohsiang Hsu"]}]}, {"DBLP title": "Energy Efficient Programmable MIMO Decoder Accelerator Chip in 65-nm CMOS.", "DBLP authors": ["Mohamed I. A. Mohamed", "Karim Mohammed", "Babak Daneshrad"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2272058", "OA papers": [{"PaperId": "https://openalex.org/W1977342652", "PaperTitle": "Energy Efficient Programmable MIMO Decoder Accelerator Chip in 65-nm CMOS", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Los Angeles": 2.0, "Cairo University": 1.0}, "Authors": ["Mohamed A. Mohamed", "Karim Mohammed", "Babak Daneshrad"]}]}, {"DBLP title": "PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors.", "DBLP authors": ["Yiqun Wang", "Yongpan Liu", "Shuangchen Li", "Xiao Sheng", "Daming Zhang", "Mei-Fang Chiang", "Baiko Sai", "Xiaobo Sharon Hu", "Huazhong Yang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275740", "OA papers": [{"PaperId": "https://openalex.org/W2113825280", "PaperTitle": "PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Tsinghua University": 6.0, "ROHM": 2.0, "University of Notre Dame": 1.0}, "Authors": ["Yiqun Wang", "Yongpan Liu", "Shuangchen Li", "Xiao Sheng", "Daming Zhang", "Mei-Fang Chiang", "Baiko Sai", "Xiaobo Sharon Hu", "Huazhong Yang"]}]}, {"DBLP title": "Efficient Register Renaming and Recovery for High-Performance Processors.", "DBLP authors": ["Salvador Petit", "Rafael Ubal", "Julio Sahuquillo", "Pedro L\u00f3pez"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2270001", "OA papers": [{"PaperId": "https://openalex.org/W2117707175", "PaperTitle": "Efficient Register Renaming and Recovery for High-Performance Processors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "Northeastern University": 1.0}, "Authors": ["Salvador Petit", "Rafael Ubal", "Julio Sahuquillo", "Pedro J. T\u00e1rraga L\u00f3pez"]}]}, {"DBLP title": "Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding.", "DBLP authors": ["Chao-Tsung Huang", "Mehul Tikekar", "Anantha P. Chandrakasan"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275571", "OA papers": [{"PaperId": "https://openalex.org/W2117057378", "PaperTitle": "Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Tsing Hua University": 1.0, "Massachusetts Institute of Technology": 2.0}, "Authors": ["Chao-Tsung Huang", "Mehul Tikekar", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Iterative Linear Interpolation Based on Fuzzy Gradient Model for Low-Cost VLSI Implementation.", "DBLP authors": ["Chao-Lieh Chen", "Chien-Hao Lai"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276410", "OA papers": [{"PaperId": "https://openalex.org/W2011442617", "PaperTitle": "Iterative Linear Interpolation Based on Fuzzy Gradient Model for Low-Cost VLSI Implementation", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Kaohsiung First University of Science and Technology": 2.0}, "Authors": ["Chao-Lieh Chen", "Chien-Hao Lai"]}]}, {"DBLP title": "ADC-Based Backplane Receiver Design-Space Exploration.", "DBLP authors": ["Hayun Chung", "Gu-Yeon Wei"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275742", "OA papers": [{"PaperId": "https://openalex.org/W1978801846", "PaperTitle": "ADC-Based Backplane Receiver Design-Space Exploration", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "Harvard University": 1.0}, "Authors": ["Hayun Chung", "Gu-Yeon Wei"]}]}, {"DBLP title": "High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture.", "DBLP authors": ["Kyoung-Rok Cho", "Sang-Jin Lee", "Omid Kavehei", "Kamran Eshraghian"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275161", "OA papers": [{"PaperId": "https://openalex.org/W2095866102", "PaperTitle": "High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chungbuk National University": 3.0, "University of Melbourne": 1.0}, "Authors": ["Kyoung-Rok Cho", "Sang Yup Lee", "Omid Kavehei", "Kamran Eshraghian"]}]}, {"DBLP title": "Sensitization Input Vector Impact on Propagation Delay for Nanometer CMOS ICs: Analysis and Solutions.", "DBLP authors": ["Salvador Barcelo", "Xavier Gili", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276738", "OA papers": [{"PaperId": "https://openalex.org/W2155553135", "PaperTitle": "Sensitization Input Vector Impact on Propagation Delay for Nanometer CMOS ICs: Analysis and Solutions", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of the Balearic Islands": 4.0}, "Authors": ["Salvador Barcelo", "Xavier Soria Gili", "S.A. Bota", "Jaume Segura"]}]}, {"DBLP title": "Low-Power Test Generation by Merging of Functional Broadside Test Cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275037", "OA papers": [{"PaperId": "https://openalex.org/W2171655993", "PaperTitle": "Low-Power Test Generation by Merging of Functional Broadside Test Cubes", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276010", "OA papers": [{"PaperId": "https://openalex.org/W2117954347", "PaperTitle": "FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"San Diego State University": 1.0, "[PMC-Sierra, Calgary, AB, Canada]": 1.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard"]}]}, {"DBLP title": "Novel Class of Energy-Efficient Very High-Speed Conditional Push-Pull Pulsed Latches.", "DBLP authors": ["Elio Consoli", "Gaetano Palumbo", "Jan M. Rabaey", "Massimo Alioto"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276100", "OA papers": [{"PaperId": "https://openalex.org/W2158407912", "PaperTitle": "Novel Class of Energy-Efficient Very High-Speed Conditional Push\u2013Pull Pulsed Latches", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"[Maxim Integrated Products, Catania, Italy]": 1.0, "University of Catania": 1.0, "University of California, Berkeley": 1.0, "National University of Singapore": 1.0}, "Authors": ["Elio Consoli", "Gaetano Palumbo", "Jan M. Rabaey", "Massimo Alioto"]}]}, {"DBLP title": "System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs.", "DBLP authors": ["Sumeet S. Kumar", "Arnica Aggarwal", "Radhika Sanjeev Jagtap", "Amir Zjajo", "Rene van Leuken"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2273003", "OA papers": [{"PaperId": "https://openalex.org/W2130949272", "PaperTitle": "System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 3.0, "ASML (Netherlands)": 1.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Sumeet Kumar", "Arnica Aggarwal", "Radhika Jagtap", "Amir Zjajo", "Rene van Leuken"]}]}, {"DBLP title": "An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM.", "DBLP authors": ["Taehui Na", "Jisu Kim", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294095", "OA papers": [{"PaperId": "https://openalex.org/W2130436742", "PaperTitle": "An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Yonsei University": 3.0, "Qualcomm (United States)": 2.0}, "Authors": ["Taehui Na", "Sun-Uk Kim", "Jung Hyun Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells.", "DBLP authors": ["Ioannis Voyiatzis", "Costas Efstathiou"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278439", "OA papers": [{"PaperId": "https://openalex.org/W2123859130", "PaperTitle": "Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Technological Educational Institute of Athens": 2.0}, "Authors": ["Ioannis Voyiatzis", "C. Efstathiou"]}]}, {"DBLP title": "STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies.", "DBLP authors": ["Jisu Kim", "Kyungho Ryu", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2272587", "OA papers": [{"PaperId": "https://openalex.org/W2065991180", "PaperTitle": "STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Yonsei University": 3.0, "Qualcomm (United States)": 2.0}, "Authors": ["Sun-Uk Kim", "Kyungho Ryu", "Jung Hyun Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "A Method to Extend Orthogonal Latin Square Codes.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Alfonso S\u00e1nchez-Maci\u00e1n", "Juan Antonio Maestro"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275036", "OA papers": [{"PaperId": "https://openalex.org/W2015548239", "PaperTitle": "A Method to Extend Orthogonal Latin Square Codes", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Nebrija University": 3.0, "University of Rome Tor Vergata": 1.0}, "Authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Alfonso Sanchez-Macian", "Juan Antonio Maestro"]}]}, {"DBLP title": "Improved Analytical Delay Models for RC-Coupled Interconnects.", "DBLP authors": ["Feng Shi", "Xuebin Wu", "Zhiyuan Yan"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2275071", "OA papers": [{"PaperId": "https://openalex.org/W2211652071", "PaperTitle": "Improved Analytical Delay Models for RC-Coupled Interconnects", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Lehigh University": 2.0, "LSI Corporation, Milpitas, CA, USA": 1.0}, "Authors": ["Feng Shi", "Xuebin Wu", "Zhiyuan Yan"]}]}, {"DBLP title": "Beware the Dynamic C-Element.", "DBLP authors": ["Matheus Trevisan Moreira", "Fernando Gehm Moraes", "Ney Laert Vilar Calazans"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276538", "OA papers": [{"PaperId": "https://openalex.org/W2161767837", "PaperTitle": "Beware the Dynamic C-Element", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 3.0}, "Authors": ["Matheus T. Moreira", "Fernando Moraes", "Ney Calazans"]}]}, {"DBLP title": "Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes.", "DBLP authors": ["Byeong Yong Kong", "Jihyuck Jo", "Hyewon Jeong", "Mina Hwang", "Soyoung Cha", "Bongjin Kim", "In-Cheol Park"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276076", "OA papers": [{"PaperId": "https://openalex.org/W2149876347", "PaperTitle": "Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 7.0}, "Authors": ["Byeong Yong Kong", "Jihyuck Jo", "Hye-Won Jeong", "Mina Hwang", "Soyoung Cha", "Bongjin Kim", "In-Cheol Park"]}]}, {"DBLP title": "MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration.", "DBLP authors": ["Sparsh Mittal", "Yanan Cao", "Zhao Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278289", "OA papers": [{"PaperId": "https://openalex.org/W2036406195", "PaperTitle": "MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Sparsh Mittal", "Yanan Cao", "Zhao Zhang"]}]}, {"DBLP title": "Current-Mode Synthetic Control Technique for High-Efficiency DC-DC Boost Converters Over a Wide Load Range.", "DBLP authors": ["Yi-Ping Su", "Yean-Kuo Luo", "Yi-Chun Chen", "Ke-Horng Chen"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2277491", "OA papers": [{"PaperId": "https://openalex.org/W1994313682", "PaperTitle": "Current-Mode Synthetic Control Technique for High-Efficiency DC\u2013DC Boost Converters Over a Wide Load Range", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Yi-Ping Su", "Yean-Kuo Luo", "Yi-Chun Chen", "Ke-Horng Chen"]}]}, {"DBLP title": "State-Aware Dynamic Frequency Selection Scheme for Energy-Harvesting Real-Time Systems.", "DBLP authors": ["Jing Chen", "Tongquan Wei", "Jianlin Liang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278315", "OA papers": [{"PaperId": "https://openalex.org/W2083925137", "PaperTitle": "State-Aware Dynamic Frequency Selection Scheme for Energy-Harvesting Real-Time Systems", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"East China Normal University": 2.0, "Broadcom (United States)": 1.0}, "Authors": ["Jing M. Chen", "Tongquan Wei", "Jianlin Liang"]}]}, {"DBLP title": "A Novel Single-Inductor Dual-Input Dual-Output DC-DC Converter With PWM Control for Solar Energy Harvesting System.", "DBLP authors": ["Hui Shao", "Xing Li", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278785", "OA papers": [{"PaperId": "https://openalex.org/W1992105770", "PaperTitle": "A Novel Single-Inductor Dual-Input Dual-Output DC\u2013DC Converter With PWM Control for Solar Energy Harvesting System", "Year": 2014, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"[Department of Advanced Engineering, Flextronics R&D (Shenzhen) Co. Ltd, Shenzhen, China]": 1.0, "Hong Kong University of Science and Technology": 3.0}, "Authors": ["Hui Shao", "Xing Li", "Chi-Ying Tsui", "Wing-Hung Ki"]}]}, {"DBLP title": "Energy/Lifetime Cooptimization by Cache Partitioning With Graceful Performance Degradation.", "DBLP authors": ["Haroon Mahmood", "Mirko Loghi", "Massimo Poncino", "Enrico Macii"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278549", "OA papers": [{"PaperId": "https://openalex.org/W2064216733", "PaperTitle": "Energy/Lifetime Cooptimization by Cache Partitioning With Graceful Performance Degradation", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 3.0, "University of Udine": 1.0}, "Authors": ["Haroon Mahmood", "Mirko Loghi", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "Dynamic Self-Regulated Charge Pump With Improved Immunity to PVT Variations.", "DBLP authors": ["Sleiman Bou-Sleiman", "Mohammed Ismail"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278375", "OA papers": [{"PaperId": "https://openalex.org/W2030204473", "PaperTitle": "Dynamic Self-Regulated Charge Pump With Improved Immunity to PVT Variations", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Intel (United States)": 1.0, "Khalifa University of Science and Technology": 1.0}, "Authors": ["Sleiman Bou-Sleiman", "Mohammed Ismail"]}]}, {"DBLP title": "Design and Evaluation of Confidence-Driven Error-Resilient Systems.", "DBLP authors": ["Chia-Hsiang Chen", "David T. Blaauw", "Dennis Sylvester", "Zhengya Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2277351", "OA papers": [{"PaperId": "https://openalex.org/W2031547998", "PaperTitle": "Design and Evaluation of Confidence-Driven Error-Resilient Systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Chia-Hsiang Chen", "David Blaauw", "Dennis Sylvester", "Zhengya Zhang"]}]}, {"DBLP title": "Test-Quality Optimization for Variable $n$ -Detections of Transition Faults.", "DBLP authors": ["Dawen Xu", "Huawei Li", "Amirali Ghofrani", "Kwang-Ting Cheng", "Yinhe Han", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278172", "OA papers": [{"PaperId": "https://openalex.org/W1967098233", "PaperTitle": "Test-Quality Optimization for Variable &lt;inline-formula&gt; &lt;tex-math notation=\"TeX\"&gt;$n$ &lt;/tex-math&gt;&lt;/inline-formula&gt;-Detections of Transition Faults", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Chinese Academy of Sciences": 2.0, "Institute of Computing Technology": 2.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Dawen Xu", "Huawei Li", "Amirali Ghofrani", "Kwang-Ting Cheng", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Backend Dielectric Reliability Full Chip Simulator.", "DBLP authors": ["Muhammad Muqarrab Bashir", "Chang-Chih Chen", "Linda Milor", "Dae Hyun Kim", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2277856", "OA papers": [{"PaperId": "https://openalex.org/W1993597348", "PaperTitle": "Backend Dielectric Reliability Full Chip Simulator", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Muhammad Amjad Bashir", "Chang-Chih Chen", "Linda Milor", "Dae Won Kim", "Sung Kyu Lim"]}]}, {"DBLP title": "Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect.", "DBLP authors": ["Moustafa Mohamed", "Zheng Li", "Xi Chen", "Li Shang", "Alan Rolf Mickelson"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278383", "OA papers": [{"PaperId": "https://openalex.org/W1992114564", "PaperTitle": "Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Colorado Boulder": 5.0}, "Authors": ["Moustafa Mohamed", "Zheng Li", "Xi Chen", "Li Shang", "Alan R. Mickelson"]}]}, {"DBLP title": "Reasoning and Learning-Based Dynamic Codec Reconfiguration for Varying Processing Requirements in Network-on-Chip.", "DBLP authors": ["Jih-Sheng Shen", "Pao-Ann Hsiung"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278334", "OA papers": [{"PaperId": "https://openalex.org/W2088998846", "PaperTitle": "Reasoning and Learning-Based Dynamic Codec Reconfiguration for Varying Processing Requirements in Network-on-Chip", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Chung Cheng University": 2.0}, "Authors": ["Jih-Sheng Shen", "Pao-Ann Hsiung"]}]}, {"DBLP title": "REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator.", "DBLP authors": ["Chih-Hsiang Peng", "Bo-Wei Chen", "Ta-Wen Kuan", "Po-Chuan Lin", "Jhing-Fa Wang", "Nai-Sheng Shih"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278706", "OA papers": [{"PaperId": "https://openalex.org/W2094144369", "PaperTitle": "REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Cheng Kung University": 5.0, "Tung Fang Design Institute": 1.0}, "Authors": ["Chih-Hsiang Peng", "Bo-Wei Chen", "Ta-Wen Kuan", "Po-Chuan Lin", "Jhing-Fa Wang", "Nai-Sheng Shih"]}]}, {"DBLP title": "Orchestrating Cache Management and Memory Scheduling for GPGPU Applications.", "DBLP authors": ["Shuai Mu", "Yangdong Deng", "Yubei Chen", "Huaiming Li", "Jianming Pan", "Wenjun Zhang", "Zhihua Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278025", "OA papers": [{"PaperId": "https://openalex.org/W2162143448", "PaperTitle": "Orchestrating Cache Management and Memory Scheduling for GPGPU Applications", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Institute of Microelectronics": 7.0}, "Authors": ["Shuai Mu", "Yangdong Deng", "Yubei Chen", "Huaiming Li", "Jianming Pan", "Wenjun Zhang", "Zhihua Wang"]}]}, {"DBLP title": "Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM.", "DBLP authors": ["Mahmoud Zangeneh", "Ajay Joshi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2277715", "OA papers": [{"PaperId": "https://openalex.org/W2085205847", "PaperTitle": "Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM", "Year": 2014, "CitationCount": 94, "EstimatedCitation": 94, "Affiliations": {"Boston University": 2.0}, "Authors": ["Mahmoud Zangeneh", "Ajay Joshi"]}]}, {"DBLP title": "Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems.", "DBLP authors": ["Qing'an Li", "Jianhua Li", "Liang Shi", "Mengying Zhao", "Chun Jason Xue", "Yanxiang He"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278295", "OA papers": [{"PaperId": "https://openalex.org/W2068536868", "PaperTitle": "Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Wuhan University": 2.0, "Hefei University of Technology": 1.0, "Chongqing University": 1.0, "City University of Hong Kong": 2.0}, "Authors": ["Qingan Li", "Jianhua Li", "Liang Shi", "Mengying Zhao", "Chun Jason Xue", "Yanxiang He"]}]}, {"DBLP title": "Compact NOI Nanodevice Simulation.", "DBLP authors": ["Cristian Ravariu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278474", "OA papers": [{"PaperId": "https://openalex.org/W1975084716", "PaperTitle": "Compact NOI Nanodevice Simulation", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Polytechnic University of Bucharest": 1.0}, "Authors": ["Cristian Ravariu"]}]}, {"DBLP title": "Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280233", "OA papers": [{"PaperId": "https://openalex.org/W1985374655", "PaperTitle": "Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Qingyi Wei", "Miodrag Potkonjak"]}]}, {"DBLP title": "The Impact of Aging on a Physical Unclonable Function.", "DBLP authors": ["Abhranil Maiti", "Patrick Schaumont"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2279875", "OA papers": [{"PaperId": "https://openalex.org/W1974113657", "PaperTitle": "The Impact of Aging on a Physical Unclonable Function", "Year": 2014, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Abhranil Maiti", "Patrick Schaumont"]}]}, {"DBLP title": "New Implementations of the WG Stream Cipher.", "DBLP authors": ["Hayssam El-Razouk", "Arash Reyhani-Masoleh", "Guang Gong"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280092", "OA papers": [{"PaperId": "https://openalex.org/W2071470870", "PaperTitle": "New Implementations of the WG Stream Cipher", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Western University": 2.0, "University of Waterloo": 1.0}, "Authors": ["H. El-Razouk", "Arash Reyhani-Masoleh", "Guang Gong"]}]}, {"DBLP title": "VLSI Design of a Large-Number Multiplier for Fully Homomorphic Encryption.", "DBLP authors": ["Wei Wang", "Xinming Huang", "Niall Emmart", "Charles C. Weems"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2281786", "OA papers": [{"PaperId": "https://openalex.org/W2026935019", "PaperTitle": "VLSI Design of a Large-Number Multiplier for Fully Homomorphic Encryption", "Year": 2014, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Worcester Polytechnic Institute": 2.0, "University of Massachusetts Amherst": 2.0}, "Authors": ["Wei Wang", "Xinming Huang", "Niall Emmart", "Charles C. Weems"]}]}, {"DBLP title": "Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling.", "DBLP authors": ["Li Li", "Yinghai Lu", "Hai Zhou"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280732", "OA papers": [{"PaperId": "https://openalex.org/W1976157380", "PaperTitle": "Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Li Li", "Yinghai Lu", "Hai Zhou"]}]}, {"DBLP title": "Active Mode Subclock Power Gating.", "DBLP authors": ["Jatin N. Mistry", "James Myers", "Bashir M. Al-Hashimi", "David Flynn", "John Biggs", "Geoff V. Merrett"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280886", "OA papers": [{"PaperId": "https://openalex.org/W2005361138", "PaperTitle": "Active Mode Subclock Power Gating", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ARM (United Kingdom)": 4.0, "University of Southampton": 2.0}, "Authors": ["Jatin H. Mistry", "James R. Myers", "Bashir M. Al-Hashimi", "David Flynn", "John B. Biggs", "Geoff V. Merrett"]}]}, {"DBLP title": "Control Principles and On-Chip Circuits for Active Cooling Using Integrated Superlattice-Based Thin-Film Thermoelectric Devices.", "DBLP authors": ["Borislav Alexandrov", "Owen Sullivan", "William J. Song", "Sudhakar Yalamanchili", "Satish Kumar", "Saibal Mukhopadhyay"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2278951", "OA papers": [{"PaperId": "https://openalex.org/W2147185757", "PaperTitle": "Control Principles and On-Chip Circuits for Active Cooling Using Integrated Superlattice-Based Thin-Film Thermoelectric Devices", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Borislav Alexandrov", "Owen Sullivan", "William Wei Song", "Sudhakar Yalamanchili", "Satish Kumar", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Dynamic Thermal Estimation Methodology for High-Performance 3-D MPSoC.", "DBLP authors": ["Amir Zjajo", "Nick van der Meijs", "Rene van Leuken"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280667", "OA papers": [{"PaperId": "https://openalex.org/W2041138571", "PaperTitle": "Dynamic Thermal Estimation Methodology for High-Performance 3-D MPSoC", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Amir Zjajo", "Nick van der Meijs", "Rene van Leuken"]}]}, {"DBLP title": "Flexible-Assignment Calibration Technique for Mismatch-Constrained Digital-to-Analog Converters.", "DBLP authors": ["Jintae Kim", "Siamak Modjtahedi", "Chih-Kong Ken Yang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2279133", "OA papers": [{"PaperId": "https://openalex.org/W2018059018", "PaperTitle": "Flexible-Assignment Calibration Technique for Mismatch-Constrained Digital-to-Analog Converters", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Konkuk University": 1.0, "University of California, Los Angeles": 2.0}, "Authors": ["Jin-Tae Kim", "Siamak Modjtahedi", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "High-Level Modeling of Analog Computational Elements for Signal Processing Applications.", "DBLP authors": ["Craig R. Schlottmann", "Jennifer Hasler"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280718", "OA papers": [{"PaperId": "https://openalex.org/W2061402905", "PaperTitle": "High-Level Modeling of Analog Computational Elements for Signal Processing Applications", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Craig Schlottmann", "Jennifer Hasler"]}]}, {"DBLP title": "Distributed On-Chip Switched-Capacitor DC-DC Converters Supporting DVFS in Multicore Systems.", "DBLP authors": ["Pingqiang Zhou", "Ayan Paul", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280139", "OA papers": [{"PaperId": "https://openalex.org/W2043174051", "PaperTitle": "Distributed On-Chip Switched-Capacitor DC\u2013DC Converters Supporting DVFS in Multicore Systems", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ShanghaiTech University": 1.0, "University of Minnesota": 3.0}, "Authors": ["Pingqiang Zhou", "Ayan Paul", "Chris H. Kim", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing.", "DBLP authors": ["Dong Xiang", "Wenjie Sui", "Boxue Yin", "Kwang-Ting Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280170", "OA papers": [{"PaperId": "https://openalex.org/W2007744600", "PaperTitle": "Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Dong Xiang", "Wenjie Sui", "Boxue Yin", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Transient IR-Drop Analysis for At-Speed Testing Using Representative Random Walk.", "DBLP authors": ["Ming-Hong Tsai", "Wei-Sheng Ding", "Hung-Yi Hsieh", "James Chien-Mo Li"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280616", "OA papers": [{"PaperId": "https://openalex.org/W2046890434", "PaperTitle": "Transient IR-Drop Analysis for At-Speed Testing Using Representative Random Walk", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Ming-Hong Tsai", "Wei-Sheng Ding", "Hung-Yi Hsieh", "James T. Li"]}]}, {"DBLP title": "Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators.", "DBLP authors": ["Davide Rossi", "Claudio Mucci", "Matteo Pizzotti", "Luca Perugini", "Roberto Canegallo", "Roberto Guerrieri"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280295", "OA papers": [{"PaperId": "https://openalex.org/W1991856150", "PaperTitle": "Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Bologna": 2.0, "STMicroelectronics (Italy)": 4.0}, "Authors": ["Davide Rossi", "Claudio Mucci", "Matteo Pizzotti", "Luca Perugini", "Roberto Canegallo", "Roberto Guerrieri"]}]}, {"DBLP title": "Scalable Effort Hardware Design.", "DBLP authors": ["Vinay Kumar Chippa", "Debabrata Mohapatra", "Kaushik Roy", "Srimat T. Chakradhar", "Anand Raghunathan"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2276759", "OA papers": [{"PaperId": "https://openalex.org/W2086309060", "PaperTitle": "Scalable Effort Hardware Design", "Year": 2014, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Purdue University West Lafayette": 4.0, "Systems Architecture Department, NEC Laboratories America, Princeton, NJ, USA": 1.0}, "Authors": ["Vinay K. Chippa", "Debabrata Mohapatra", "Kaushik Roy", "Srimat Chakradhar", "Anand Raghunathan"]}]}, {"DBLP title": "Reducing Cost of Yield Enhancement in 3-D Stacked Memories Via Asymmetric Layer Repair Capability.", "DBLP authors": ["Muhammad Tauseef Rab", "Asad Amin Bawa", "Nur A. Touba"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280593", "OA papers": [{"PaperId": "https://openalex.org/W2077784195", "PaperTitle": "Reducing Cost of Yield Enhancement in 3-D Stacked Memories Via Asymmetric Layer Repair Capability", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["M. Tauseef Rab", "Asad Amin Bawa", "Nur A. Touba"]}]}, {"DBLP title": "Characterization of the Proximity Effect From Tungsten TSVs on 130-nm CMOS Devices in 3-D ICs.", "DBLP authors": ["Sangwook Han", "David D. Wentzloff"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2279639", "OA papers": [{"PaperId": "https://openalex.org/W1981715824", "PaperTitle": "Characterization of the Proximity Effect From Tungsten TSVs on 130-nm CMOS Devices in 3-D ICs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Sang-Wook Han", "David D. Wentzloff"]}]}, {"DBLP title": "Constructions of Memoryless Crosstalk Avoidance Codes Via ${\\cal C}$ -Transform.", "DBLP authors": ["Cheng-Shang Chang", "Jay Cheng", "Tien-Ke Huang", "Duan-Shin Lee"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280289", "OA papers": [{"PaperId": "https://openalex.org/W2071804995", "PaperTitle": "Constructions of Memoryless Crosstalk Avoidance Codes Via <inline-formula> <tex-math notation=\"TeX\">${\\cal C}$ </tex-math></inline-formula>-Transform", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Cheng-Shang Chang", "Jay J. Cheng", "Tien-Ke Huang", "Duan-Shin Lee"]}]}, {"DBLP title": "NBTI and Leakage Reduction Using ILP-Based Approach.", "DBLP authors": ["Ing-Chao Lin", "Kuan-Hui Li", "Chia-Hao Lin", "Kai-Chiang Wu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280651", "OA papers": [{"PaperId": "https://openalex.org/W1993659673", "PaperTitle": "NBTI and Leakage Reduction Using ILP-Based Approach", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0, "Alcor Micro Inc.": 1.0, "Intel (United States)": 1.0}, "Authors": ["Ing-Chao Lin", "Kuan-Hui Li", "Chia-Hao Lin", "Kai-Chiang Wu"]}]}, {"DBLP title": "A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold.", "DBLP authors": ["Sean Keller", "David Money Harris", "Alain J. Martin"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282316", "OA papers": [{"PaperId": "https://openalex.org/W2030257954", "PaperTitle": "A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {}, "Authors": ["Sean Keller", "David Harris", "Alain Martin"]}]}, {"DBLP title": "Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies.", "DBLP authors": ["Shahar Kvatinsky", "Guy Satat", "Nimrod Wald", "Eby G. Friedman", "Avinoam Kolodny", "Uri C. Weiser"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282132", "OA papers": [{"PaperId": "https://openalex.org/W2066280488", "PaperTitle": "Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies", "Year": 2014, "CitationCount": 429, "EstimatedCitation": 429, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 5.0, "University of Rochester": 1.0}, "Authors": ["Shahar Kvatinsky", "Guy Satat", "Nimrod Wald", "Eby G. Friedman", "Avinoam Kolodny", "Uri Weiser"]}]}, {"DBLP title": "Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2284281", "OA papers": [{"PaperId": "https://openalex.org/W2001370577", "PaperTitle": "Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Henry N. C. Wong", "Vaughn Betz", "Jonathan Rose"]}]}, {"DBLP title": "Power Optimized Transceivers for Future Switched Networks.", "DBLP authors": ["Yury Audzevich", "Philip M. Watts", "Andrew West", "Alan Mujumdar", "Simon W. Moore", "Andrew W. Moore"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2283300", "OA papers": [{"PaperId": "https://openalex.org/W2181235164", "PaperTitle": "Power Optimized Transceivers for Future Switched Networks", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Cambridge": 5.0, "University College London": 1.0}, "Authors": ["Yury Audzevich", "Philip M. Watts", "Andrew A. West", "Alan Mujumdar", "Simon Christopher Moore", "Andrew W. Moore"]}]}, {"DBLP title": "Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS.", "DBLP authors": ["Kyongsu Lee", "Jae-Yoon Sim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2283853", "OA papers": [{"PaperId": "https://openalex.org/W2019921636", "PaperTitle": "Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Inha University": 1.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Kyongsu Lee", "Jae-Yoon Sim"]}]}, {"DBLP title": "PowerRush: An Efficient Simulator for Static Power Grid Analysis.", "DBLP authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282418", "OA papers": [{"PaperId": "https://openalex.org/W2014505173", "PaperTitle": "PowerRush: An Efficient Simulator for Static Power Grid Analysis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"]}]}, {"DBLP title": "Synthesis and Analysis of Design-Dependent Ring Oscillator (DDRO) Performance Monitors.", "DBLP authors": ["Tuck-Boon Chan", "Puneet Gupta", "Andrew B. Kahng", "Liangzhen Lai"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282742", "OA papers": [{"PaperId": "https://openalex.org/W1968133083", "PaperTitle": "Synthesis and Analysis of Design-Dependent Ring Oscillator (DDRO) Performance Monitors", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, San Diego": 2.0, "University of California, Los Angeles": 2.0}, "Authors": ["Tuck-Boon Chan", "Puneet Gupta", "Andrew B. Kahng", "Liangzhen Lai"]}]}, {"DBLP title": "Globally Constrained Locally Optimized 3-D Power Delivery Networks.", "DBLP authors": ["Aida Todri-Sanial", "Sandip Kundu", "Patrick Girard", "Alberto Bosio", "Luigi Dilillo", "Arnaud Virazel"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2283800", "OA papers": [{"PaperId": "https://openalex.org/W2067676571", "PaperTitle": "Globally Constrained Locally Optimized 3-D Power Delivery Networks", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 5.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Aida Todri-Sanial", "Sandip Kundu", "Patrick Girard", "Alberto Bosio", "Luigi Dilillo", "Arnaud Virazel"]}]}, {"DBLP title": "Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement.", "DBLP authors": ["Krit Athikulwongse", "Mongkol Ekpanyapong", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2285593", "OA papers": [{"PaperId": "https://openalex.org/W1989163060", "PaperTitle": "Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Electronics and Computer Technology Center": 1.0, "Asian Institute of Technology": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Krit Athikulwongse", "Mongkol Ekpanyapong", "Sung Kyu Lim"]}]}, {"DBLP title": "An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator.", "DBLP authors": ["Kyeong-Min Kim", "Sewook Hwang", "Junyoung Song", "Chulwoo Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2288420", "OA papers": [{"PaperId": "https://openalex.org/W2017957132", "PaperTitle": "An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea University": 4.0}, "Authors": ["Kyeong Kyu Kim", "Sewook Hwang", "Junyoung Song", "Chulwoo Kim"]}]}, {"DBLP title": "Design and Implementation of a CMOS 4-Bit 12-GS/s Data Acquisition System-On-Chip.", "DBLP authors": ["Behrooz Javid", "Payam Heydari"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2287261", "OA papers": [{"PaperId": "https://openalex.org/W1981853362", "PaperTitle": "Design and Implementation of a CMOS 4-Bit 12-GS/s Data Acquisition System-On-Chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Interface (United States)": 0.5, "Maxim Integrated (United States)": 0.5, "University of California, Irvine": 1.0}, "Authors": ["Behrooz Javid", "Payam Heydari"]}]}, {"DBLP title": "Jitter of Delay-Locked Loops Due to PFD.", "DBLP authors": ["Mohammad Gholami", "Gholamreza Ardeshir"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2284501", "OA papers": [{"PaperId": "https://openalex.org/W2021301020", "PaperTitle": "Jitter of Delay-Locked Loops Due to PFD", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Babol Noshirvani University of Technology": 2.0}, "Authors": ["Mohammad Reza Gholami", "Gholamreza Ardeshir"]}]}, {"DBLP title": "PSR Enhancement Through Super Gain Boosting and Differential Feed-Forward Noise Cancellation in a 65-nm CMOS LDO Regulator.", "DBLP authors": ["Young-sub Yuk", "Seungchul Jung", "Chul Kim", "Hui-Dong Gwon", "Sukhwan Choi", "Gyu-Hyeong Cho"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2287282", "OA papers": [{"PaperId": "https://openalex.org/W2036013129", "PaperTitle": "PSR Enhancement Through Super Gain Boosting and Differential Feed-Forward Noise Cancellation in a 65-nm CMOS LDO Regulator", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Korea Advanced Institute of Science and Technology": 6.0}, "Authors": ["Young-Sub Yuk", "Seungchul Jung", "Chul Sung Kim", "Hui-Dong Gwon", "Sukhwan Choi", "Gyu-Hyeong Cho"]}]}, {"DBLP title": "Pseudo-Ramp Current Balance (PRCB) Technique With Offset Cancellation Control (OCC) in Dual-Phase DC-DC Buck Converter.", "DBLP authors": ["Yi-Ping Su", "Wei-Chung Chen", "Yu-Ping Huang", "Yu-Huei Lee", "Ke-Horng Chen", "Hsin-Yu Luo"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2283606", "OA papers": [{"PaperId": "https://openalex.org/W2046226611", "PaperTitle": "Pseudo-Ramp Current Balance (PRCB) Technique With Offset Cancellation Control (OCC) in Dual-Phase DC-DC Buck Converter", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "Department of Electrical and Computer Engineering": 1.0, "Metal Industries Research & Development Centre": 1.0}, "Authors": ["Yi-Ping Su", "Wei-Chung Chen", "Yu-Ping Huang", "Yu-Huei Lee", "Ke-Horng Chen", "Hsin-Yu Luo"]}]}, {"DBLP title": "L1-L2 Interconnect Design Methodology and Arbitration in 3-D IC Multicore Compute Clusters.", "DBLP authors": ["Alexei Jolondz", "Shlomo Weiss", "Amit Golander"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2284259", "OA papers": [{"PaperId": "https://openalex.org/W2091238982", "PaperTitle": "L1\u2013L2 Interconnect Design Methodology and Arbitration in 3-D IC Multicore Compute Clusters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tel Aviv University": 2.0, "IBM Research - Haifa": 1.0}, "Authors": ["A. Jolondz", "Shlomo Weiss", "Amit Golander"]}]}, {"DBLP title": "Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes.", "DBLP authors": ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282498", "OA papers": [{"PaperId": "https://openalex.org/W2069375587", "PaperTitle": "Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Barcelona Supercomputing Center": 2.5, "Universitat Polit\u00e8cnica de Catalunya": 0.5}, "Authors": ["Bojan Maric", "Jaume Abella", "Mateo Valero"]}]}, {"DBLP title": "A Fast Locking-in and Low Jitter PLLWith a Process-Immune Locking-in Monitor.", "DBLP authors": ["Chung-Yi Li", "Chung-Len Lee", "Ming-Hong Hu", "Hwai-Pwu Chou"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2285977", "OA papers": [{"PaperId": "https://openalex.org/W1984169880", "PaperTitle": "A Fast Locking-in and Low Jitter PLLWith a Process-Immune Locking-in Monitor", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chang Gung University": 1.0, "Peking University": 1.0, "Novatek Microelectronics (Taiwan)": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Chung Yi Li", "Chung Lee", "Minghong Hu", "H. Y. Chou"]}]}, {"DBLP title": "A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device.", "DBLP authors": ["Howard Tang", "Zhuochao Sun", "Kin Wai Roy Chew", "Liter Siek"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2286393", "OA papers": [{"PaperId": "https://openalex.org/W2023778232", "PaperTitle": "A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Howard H.F. Tang", "Zhuo Sun", "Kin Wai Roy Chew", "Liter Siek"]}]}, {"DBLP title": "IPF: In-Place X-Filling Algorithm for the Reliability of Modern FPGAs.", "DBLP authors": ["Zhe Feng", "Naifeng Jing", "Lei He"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282819", "OA papers": [{"PaperId": "https://openalex.org/W2070272180", "PaperTitle": "IPF: In-Place X-Filling Algorithm for the Reliability of Modern FPGAs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 2.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Zhe Chuan Feng", "Naifeng Jing", "Lei He"]}]}, {"DBLP title": "A Fair and Maximal Allocator for Single-Cycle On-Chip Homogeneous Resource Allocation.", "DBLP authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2284563", "OA papers": [{"PaperId": "https://openalex.org/W2076137696", "PaperTitle": "A Fair and Maximal Allocator for Single-Cycle On-Chip Homogeneous Resource Allocation", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"]}]}, {"DBLP title": "High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style.", "DBLP authors": ["C. K. Midhun", "Jephy Joy", "R. K. Kavitha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2282834", "OA papers": [{"PaperId": "https://openalex.org/W2091574143", "PaperTitle": "High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Institute of Technology Tiruchirappalli": 3.0}, "Authors": ["C. K. Midhun", "Jephy Joy", "R. K. Kavitha"]}]}, {"DBLP title": "Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements.", "DBLP authors": ["Juan N\u00fa\u00f1ez", "Maria J. Avedillo", "Jos\u00e9 M. Quintana"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2283306", "OA papers": [{"PaperId": "https://openalex.org/W2001769995", "PaperTitle": "Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seville Institute of Microelectronics": 3.0}, "Authors": ["Juan Salvador Paredes N\u00fa\u00f1ez", "Maria J. Avedillo", "Jos\u00e9 M. Quintana"]}]}, {"DBLP title": "An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture.", "DBLP authors": ["Renfeng Dou", "Jun Han", "Yifan Bo", "Zhiyi Yu", "Xiaoyang Zeng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294339", "OA papers": [{"PaperId": "https://openalex.org/W1984816098", "PaperTitle": "An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fudan University": 5.0}, "Authors": ["Dou Renfeng", "Jun Han", "Yifan Bo", "Zhiyi Yu", "Xiaoyang Zeng"]}]}, {"DBLP title": "Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes.", "DBLP authors": ["Francisco Garcia-Herrero", "Erbao Li", "David Declercq", "Javier Valls"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2292900", "OA papers": [{"PaperId": "https://openalex.org/W2052826662", "PaperTitle": "Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0, "National University of Defense Technology": 1.0, "\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications": 1.0}, "Authors": ["Francisco Garcia-Herrero", "Erbao Li", "David Declercq", "Javier Valls"]}]}, {"DBLP title": "A High-Throughput and Area-Efficient Video Transform Core With a Time Division Strategy.", "DBLP authors": ["Yuan-Ho Chen", "Ruei-Yuan Jou", "Tsin-Yuan Chang", "Chih-Wen Lu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290136", "OA papers": [{"PaperId": "https://openalex.org/W2051393471", "PaperTitle": "A High-Throughput and Area-Efficient Video Transform Core With a Time Division Strategy", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chung Yuan Christian University": 1.0, "National Tsing Hua University": 3.0}, "Authors": ["Yuan-Ho Chen", "Ruei Yuan Jou", "Tsin-Yuan Chang", "Chih-Wen Lu"]}]}, {"DBLP title": "Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions.", "DBLP authors": ["Mozammel H. A. Khan"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290293", "OA papers": [{"PaperId": "https://openalex.org/W2012883479", "PaperTitle": "Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"East West University": 1.0}, "Authors": ["Mozammel H. A. Khan"]}]}, {"DBLP title": "Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems.", "DBLP authors": ["Michael Lueders", "Bj\u00f6rn Eversmann", "Johannes Gerber", "Korbinian Huber", "R\u00fcdiger Kuhn", "Michael Zwerg", "Doris Schmitt-Landsiedel", "Ralf Brederlow"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290083", "OA papers": [{"PaperId": "https://openalex.org/W2090890076", "PaperTitle": "Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Munich University of Applied Sciences": 1.5, "Texas Instruments (Germany)": 6.5}, "Authors": ["Michael Lueders", "Bjoern Eversmann", "Johannes Gerber", "Korbinian Huber", "Ruediger Kuhn", "Michael Zwerg", "Doris Schmitt-Landsiedel", "Ralf Brederlow"]}]}, {"DBLP title": "A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push-Pull Composite Power Transistor.", "DBLP authors": ["Sau Siong Chong", "Pak Kwong Chan"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290702", "OA papers": [{"PaperId": "https://openalex.org/W2036364656", "PaperTitle": "A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push\u2013Pull Composite Power Transistor", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Sau Siong Chong", "Pak H. Chan"]}]}, {"DBLP title": "Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA.", "DBLP authors": ["Stephen Brink", "Jennifer Hasler", "Richard B. Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290305", "OA papers": [{"PaperId": "https://openalex.org/W2093478962", "PaperTitle": "Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Stephen Brink", "Jennifer Hasler", "Richard A. Wunderlich"]}]}, {"DBLP title": "A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy.", "DBLP authors": ["Yongsheng Xu", "Leonid Belostotski", "James W. Haslett"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2291563", "OA papers": [{"PaperId": "https://openalex.org/W2068044764", "PaperTitle": "A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Calgary": 3.0}, "Authors": ["Yongsheng Xu", "Leonid Belostotski", "James W. Haslett"]}]}, {"DBLP title": "A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs.", "DBLP authors": ["Joao Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "J\u00e9r\u00e9my Alvarez-Herault", "Ken Mackay"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294080", "OA papers": [{"PaperId": "https://openalex.org/W1995605289", "PaperTitle": "A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 6.0, "Crocus Technology (France)": 2.0}, "Authors": ["Jo\u00e3o L\u00facio de Azevedo", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri-Sanial", "J\u00e9r\u00e9my Alvarez-H\u00e9rault", "Ken Mackay"]}]}, {"DBLP title": "A BIRA for Memories With an Optimal Repair Rate Using Spare Memories for Area Reduction.", "DBLP authors": ["Wooheon Kang", "Hyungjun Cho", "Joohwan Lee", "Sungho Kang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2288637", "OA papers": [{"PaperId": "https://openalex.org/W2034429812", "PaperTitle": "A BIRA for Memories With an Optimal Repair Rate Using Spare Memories for Area Reduction", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Yonsei University": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Wooheon Kang", "HyungJun Cho", "Joohwan Lee", "Sungho Kang"]}]}, {"DBLP title": "Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory.", "DBLP authors": ["Kedar Janardan Dhori", "Vinay Kumar", "Harsh Rawat"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2288934", "OA papers": [{"PaperId": "https://openalex.org/W2009121146", "PaperTitle": "Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (India)": 3.0}, "Authors": ["Kedar Janardan Dhori", "Vinay Kumar", "Harsh Rawat"]}]}, {"DBLP title": "Fast RC Reduction of Flip-Chip Power Grids Using Geometric Templates.", "DBLP authors": ["Zhuo Feng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290104", "OA papers": [{"PaperId": "https://openalex.org/W2061920877", "PaperTitle": "Fast RC Reduction of Flip-Chip Power Grids Using Geometric Templates", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Michigan Technological University": 1.0}, "Authors": ["Zhuo Feng"]}]}, {"DBLP title": "Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.", "DBLP authors": ["Amirkoushyar Ziabari", "Je-Hyoung Park", "Ehsan K. Ardestani", "Jose Renau", "Sung-Mo Kang", "Ali Shakouri"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293422", "OA papers": [{"PaperId": "https://openalex.org/W2006980464", "PaperTitle": "Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Purdue University West Lafayette": 2.0, "Samsung (South Korea)": 1.0, "University of California, Santa Cruz": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Amirkoushyar Ziabari", "Je-Hyoung Park", "Ehsan K. Ardestani", "Jose Renau", "Sung-Mo Kang", "Ali Shakouri"]}]}, {"DBLP title": "A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories.", "DBLP authors": ["Hyungsu Sung", "Keewon Cho", "Kunsang Yoon", "Sungho Kang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2289964", "OA papers": [{"PaperId": "https://openalex.org/W2082497518", "PaperTitle": "A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"SK Group (South Korea)": 1.5, "Yonsei University": 2.5}, "Authors": ["Hyungsu Sung", "Keewon Cho", "Kunsang Yoon", "Sungho Kang"]}]}, {"DBLP title": "Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base.", "DBLP authors": ["Chun-Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293192", "OA papers": [{"PaperId": "https://openalex.org/W2011589279", "PaperTitle": "Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 2.0, "Imec": 1.0, "Taiwan Semiconductor Manufacturing Company (United States)": 1.0}, "Authors": ["Chun Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory.", "DBLP authors": ["Yi Wang", "Zili Shao", "Henry C. B. Chan", "Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2288687", "OA papers": [{"PaperId": "https://openalex.org/W2144173734", "PaperTitle": "A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Hong Kong Polytechnic University": 3.0, "United States Department of Defense": 0.5, "University of California, Irvine": 1.5}, "Authors": ["Yi Wang", "Zili Shao", "Henry Lik-Yuen Chan", "Luis Angel D. Bathen", "Nikil Dutt"]}]}, {"DBLP title": "Runtime Self-Calibrated Temperature-Stress Cosensor for 3-D Integrated Circuits.", "DBLP authors": ["Chun Zhang", "Dian Ma", "Changzhi Li", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290132", "OA papers": [{"PaperId": "https://openalex.org/W2040921593", "PaperTitle": "Runtime Self-Calibrated Temperature\u2013Stress Cosensor for 3-D Integrated Circuits", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Missouri University of Science and Technology": 3.0, "Texas Tech University": 1.0}, "Authors": ["Chun Zhang", "Dian Ma", "Changzhi Li", "Yiyu Shi"]}]}, {"DBLP title": "Design and Implementation of Power-Efficient K-Best MIMO Detector for Configurable Antennas.", "DBLP authors": ["Muh-Tian Shiue", "Syu-Siang Long", "Chin-Kuo Jao", "Shih-Kun Lin"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2288574", "OA papers": [{"PaperId": "https://openalex.org/W2023353559", "PaperTitle": "Design and Implementation of Power-Efficient K-Best MIMO Detector for Configurable Antennas", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Central University": 2.0, "Industrial Technology Research Institute": 1.0, "Powertech Technology (Taiwan)": 1.0}, "Authors": ["Muh-Tian Shiue", "Syu-Siang Long", "Chin-Kuo Jao", "Shih-Kun Lin"]}]}, {"DBLP title": "Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT.", "DBLP authors": ["Qing Shang", "Yibo Fan", "Weiwei Shen", "Sha Shen", "Xiaoyang Zeng"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2295116", "OA papers": [{"PaperId": "https://openalex.org/W2049809143", "PaperTitle": "Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Fudan University": 5.0}, "Authors": ["Qing Shang", "Yibo Fan", "Weiwei Shen", "Sha Shen", "Xiaoyang Zeng"]}]}, {"DBLP title": "Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290768", "OA papers": [{"PaperId": "https://openalex.org/W2034337906", "PaperTitle": "Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "An Algorithm-Centric Energy-Aware Design Methodology.", "DBLP authors": ["Hazem M. Hajj", "Wassim El-Hajj", "Mehiar Dabbagh", "Tawfik Rahal-Arabi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2289906", "OA papers": [{"PaperId": "https://openalex.org/W2000475055", "PaperTitle": "An Algorithm-Centric Energy-Aware Design Methodology", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"American University of Beirut": 3.0, "Intel (United States)": 1.0}, "Authors": ["Hazem Hajj", "Wassim El-Hajj", "Mehiar Dabbagh", "Tawfik Arabi"]}]}, {"DBLP title": "A Configurable Monitoring Infrastructure for NoC-Based Architectures.", "DBLP authors": ["Leandro Fiorin", "Gianluca Palermo", "Cristina Silvano"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2290102", "OA papers": [{"PaperId": "https://openalex.org/W2091187076", "PaperTitle": "A Configurable Monitoring Infrastructure for NoC-Based Architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Netherlands Institute for Radio Astronomy": 1.0, "Politecnico di Milano": 2.0}, "Authors": ["Leandro Fiorin", "Gianluca Palermo", "Cristina Silvano"]}]}, {"DBLP title": "A 6.13 \u00b5W and 96 dB CMOS Exponential Generator.", "DBLP authors": ["Karama Mohammed Al-Tamimi", "Munir Ahmad Al-Absi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2292093", "OA papers": [{"PaperId": "https://openalex.org/W2071777638", "PaperTitle": "A 6.13 \u00b5W and 96 dB CMOS Exponential Generator", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"King Fahd University of Petroleum and Minerals": 2.0}, "Authors": ["Karama M. Al-Tamimi", "Munir A. Al-Absi"]}]}, {"DBLP title": "A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing.", "DBLP authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2295538", "OA papers": [{"PaperId": "https://openalex.org/W2046069693", "PaperTitle": "A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0, "Georgia Institute of Technology": 1.0, "Case Western Reserve University": 1.0}, "Authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"]}]}, {"DBLP title": "FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations.", "DBLP authors": ["Yang Yang", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293886", "OA papers": [{"PaperId": "https://openalex.org/W2056761961", "PaperTitle": "FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Yang Yang", "Niraj K. Jha"]}]}, {"DBLP title": "Orchestrator: Guarding Against Voltage Emergencies in Multithreaded Applications.", "DBLP authors": ["Xing Hu", "Guihai Yan", "Yu Hu", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2296787", "OA papers": [{"PaperId": "https://openalex.org/W2064861964", "PaperTitle": "Orchestrator: Guarding Against Voltage Emergencies in Multithreaded Applications", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 1.8333333333333333, "Chinese Academy of Sciences": 1.8333333333333333, "University of Chinese Academy of Sciences": 0.3333333333333333}, "Authors": ["Xing Hu", "Yinhe Han", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I - Device-Circuit Interaction and Evaluation at Device Level.", "DBLP authors": ["David Esseni", "Manuel Guglielmini", "Bernard Kapidani", "Tommaso Rollo", "Massimo Alioto"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293135", "OA papers": [{"PaperId": "https://openalex.org/W1997203221", "PaperTitle": "Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I\u2014Device\u2013Circuit Interaction and Evaluation at Device Level", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Udine": 4.0, "National University of Singapore": 1.0}, "Authors": ["David Esseni", "Maura Guglielmini", "Bernard Kapidani", "Tommaso Rollo", "Massimo Alioto"]}]}, {"DBLP title": "Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II-Evaluation at Circuit Level and Design Perspectives.", "DBLP authors": ["Massimo Alioto", "David Esseni"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293153", "OA papers": [{"PaperId": "https://openalex.org/W2042035753", "PaperTitle": "Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II\u2013Evaluation at Circuit Level and Design Perspectives", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National University of Singapore": 1.0, "University of Udine": 1.0}, "Authors": ["Massimo Alioto", "David Esseni"]}]}, {"DBLP title": "Application-Guided Power Gating Reducing Register File Static Power.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293702", "OA papers": [{"PaperId": "https://openalex.org/W1989320170", "PaperTitle": "Application-Guided Power Gating Reducing Register File Static Power", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "Digitally Controlled Pulse Width Modulator for On-Chip Power Management.", "DBLP authors": ["Inna Vaisband", "Mahmood J. Azhar", "Eby G. Friedman", "Sel\u00e7uk K\u00f6se"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294402", "OA papers": [{"PaperId": "https://openalex.org/W2011388879", "PaperTitle": "Digitally Controlled Pulse Width Modulator for On-Chip Power Management", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Rochester": 2.0, "University of South Florida": 2.0}, "Authors": ["Inna P.-Vaisband", "Mahmood J. Azhar", "Eby G. Friedman", "Selcuk Kose"]}]}, {"DBLP title": "Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs.", "DBLP authors": ["Bishnu Prasad Das", "Hidetoshi Onodera"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2296033", "OA papers": [{"PaperId": "https://openalex.org/W2086032532", "PaperTitle": "Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Carnegie Mellon University": 1.0, "Kyoto University": 1.0}, "Authors": ["Bishnu Prasad Das", "Hidetoshi Onodera"]}]}, {"DBLP title": "A Voltage-Based Leakage Current Calculation Scheme and its Application to Nanoscale MOSFET and FinFET Standard-Cell Designs.", "DBLP authors": ["Zia Abbas", "Antonio Mastrandrea", "Mauro Olivieri"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294550", "OA papers": [{"PaperId": "https://openalex.org/W1968204888", "PaperTitle": "A Voltage-Based Leakage Current Calculation Scheme and its Application to Nanoscale MOSFET and FinFET Standard-Cell Designs", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Sapienza University of Rome": 3.0}, "Authors": ["Zia Abbas", "Antonio Mastrandrea", "Mauro Olivieri"]}]}, {"DBLP title": "Data-Dependent Operation Speed-Up Through Automatically Inserted Signal Transition Detectors for Ultralow Voltage Logic Circuits.", "DBLP authors": ["Fran\u00e7ois Botman", "David Bol", "Jean-Didier Legat", "Kaushik Roy"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2297176", "OA papers": [{"PaperId": "https://openalex.org/W2090480959", "PaperTitle": "Data-Dependent Operation Speed-Up Through Automatically Inserted Signal Transition Detectors for Ultralow Voltage Logic Circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 3.0, "Purdue University System": 1.0}, "Authors": ["Fran\u00e7ois Botman", "David Bol", "Jean-Didier Legat", "Kaushik Roy"]}]}, {"DBLP title": "Error Correction Encoding for Tightly Coupled On-Chip Buses.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2014.2300095", "OA papers": [{"PaperId": "https://openalex.org/W1964833936", "PaperTitle": "Error Correction Encoding for Tightly Coupled On-Chip Buses", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Kedar Karmarkar", "Spyros Tragoudas"]}]}, {"DBLP title": "A Systematic Design Methodology for Low-Power NoCs.", "DBLP authors": ["Gursharan Reehal", "Mohammed Ismail"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2296742", "OA papers": [{"PaperId": "https://openalex.org/W1976453058", "PaperTitle": "A Systematic Design Methodology for Low-Power NoCs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The Ohio State University": 1.0, "KUSTAR, UAE": 1.0}, "Authors": ["Gursharan Reehal", "Mohammed Ismail"]}]}, {"DBLP title": "Analytical Solutions for Distributed Interconnect Models - Part I: Step Input Response of Finite and Semi-Infinite Lines.", "DBLP authors": ["Amir Reza Baghban Behrouzian", "Nasser Masoumi"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2280816", "OA papers": [{"PaperId": "https://openalex.org/W1997678842", "PaperTitle": "Analytical Solutions for Distributed Interconnect Models\u2014Part I: Step Input Response of Finite and Semi-Infinite Lines", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Amir Behrouzian", "Nasser Masoumi"]}]}, {"DBLP title": "A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps.", "DBLP authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294694", "OA papers": [{"PaperId": "https://openalex.org/W2015854972", "PaperTitle": "A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Princeton University": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"]}]}, {"DBLP title": "Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator.", "DBLP authors": ["Daniel Neil", "Shih-Chii Liu"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294916", "OA papers": [{"PaperId": "https://openalex.org/W2088192327", "PaperTitle": "Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator", "Year": 2014, "CitationCount": 172, "EstimatedCitation": 172, "Affiliations": {"SIB Swiss Institute of Bioinformatics": 0.6666666666666666, "University of Zurich": 0.6666666666666666, "ETH Zurich": 0.6666666666666666}, "Authors": ["Daniel Neil", "Shih-Chii Liu"]}]}, {"DBLP title": "A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA.", "DBLP authors": ["Jianfeng Zhu", "Liyang Pan", "Yaru Yan", "Dong Wu", "Hu He"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2296791", "OA papers": [{"PaperId": "https://openalex.org/W2058732093", "PaperTitle": "A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Jianfeng Zhu", "Liyang Pan", "Yaru Yan", "Dong Wu", "Hu He"]}]}, {"DBLP title": "SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration.", "DBLP authors": ["Leibo Liu", "Dong Wang", "Shouyi Yin", "Yingjie Victor Chen", "Min Zhu", "Shaojun Wei"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2295622", "OA papers": [{"PaperId": "https://openalex.org/W2035473608", "PaperTitle": "SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 5.0, "Beijing Jiaotong University": 1.0}, "Authors": ["Leibo Liu", "Ben Zhong Tang", "Shouyi Yin", "Yingjie Chen", "Min Zhu", "Shaojun Wei"]}]}, {"DBLP title": "An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2293224", "OA papers": [{"PaperId": "https://openalex.org/W1972376710", "PaperTitle": "An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Lehigh University": 2.0}, "Authors": ["Jun Lin", "Zhiyuan Yan"]}]}, {"DBLP title": "Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields.", "DBLP authors": ["Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294649", "OA papers": [{"PaperId": "https://openalex.org/W2021211179", "PaperTitle": "Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields", "Year": 2014, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"King Abdulaziz City for Science and Technology": 1.0, "University of Victoria": 1.0}, "Authors": ["Hamad Alrimeih", "Daler Rakhmatov"]}]}, {"DBLP title": "A 3.1 Gb/s 8 \u00d7 8 Sorting Reduced K-Best Detector With Lattice Reduction and QR Decomposition.", "DBLP authors": ["Chun-Fu Liao", "Jhong-Yu Wang", "Yuan-Hao Huang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2297435", "OA papers": [{"PaperId": "https://openalex.org/W2084589364", "PaperTitle": "A 3.1 Gb/s 8<inline-formula> <tex-math notation=\"LaTeX\">$\\,\\times\\,$ </tex-math></inline-formula>8 Sorting Reduced K-Best Detector With Lattice Reduction and QR Decomposition", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Chun-Fu Liao", "Jhong-Yu Wang", "Yuan-Hao Huang"]}]}, {"DBLP title": "A 2-D Interpolation-Based QRD Processor With Partial Layer Mapping for MIMO-OFDM Systems.", "DBLP authors": ["Li-Wei Chai", "Po-Lin Chiu", "Yuan-Hao Huang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2297713", "OA papers": [{"PaperId": "https://openalex.org/W2015424387", "PaperTitle": "A 2-D Interpolation-Based QRD Processor With Partial Layer Mapping for MIMO-OFDM Systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Liwei Chai", "Po-Lin Chiu", "Yuan-Hao Huang"]}]}, {"DBLP title": "A Generic and Scalable Architecture for a Large Acoustic Model and Large Vocabulary Speech Recognition Accelerator Using Logic on Memory.", "DBLP authors": ["Ojas A. Bapat", "Paul D. Franzon", "Richard M. Fastow"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2296526", "OA papers": [{"PaperId": "https://openalex.org/W2018200415", "PaperTitle": "A Generic and Scalable Architecture for a Large Acoustic Model and Large Vocabulary Speech Recognition Accelerator Using Logic on Memory", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"[Spansion, Inc., Sunnyvale, CA, USA]": 2.0, "North Carolina State University": 1.0}, "Authors": ["Ojas A. Bapat", "Paul D. Franzon", "Richard Fastow"]}]}, {"DBLP title": "Addressing Partitioning Issues in Parallel Circuit Simulation.", "DBLP authors": ["Douglas Paul", "Ramachandra Achar", "Michel S. Nakhla", "Natalie Nakhla"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2295358", "OA papers": [{"PaperId": "https://openalex.org/W1970179340", "PaperTitle": "Addressing Partitioning Issues in Parallel Circuit Simulation", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Mentor Graphics Corporation, Ottawa, ON, Canada": 1.0, "Carleton University": 2.0, "Defence Research and Development Canada": 0.5, "Department of National Defence": 0.5}, "Authors": ["D. Paul", "Ramachandra Achar", "Michel Nakhla", "N. Nakhla"]}]}, {"DBLP title": "A Neuromorphic Approach to Path Planning Using a Reconfigurable Neuron Array IC.", "DBLP authors": ["Scott Koziol", "Stephen Brink", "Jennifer Hasler"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2297056", "OA papers": [{"PaperId": "https://openalex.org/W1989991579", "PaperTitle": "A Neuromorphic Approach to Path Planning Using a Reconfigurable Neuron Array IC", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Baylor University": 1.0, "Texas Instruments (United States)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Scott Koziol", "Stephen Brink", "Jennifer Hasler"]}]}, {"DBLP title": "Incorporating Hot-Carrier Injection Effects Into Timing Analysis for Large Circuits.", "DBLP authors": ["Jianxin Fang", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2296499", "OA papers": [{"PaperId": "https://openalex.org/W2072453373", "PaperTitle": "Incorporating Hot-Carrier Injection Effects Into Timing Analysis for Large Circuits", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Jianxin Fang", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Single-Source, Single-Destination Charge Migration in Hybrid Electrical Energy Storage Systems.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Younghyun Kim", "Qing Xie", "Massoud Pedram", "Naehyuck Chang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2295050", "OA papers": [{"PaperId": "https://openalex.org/W1990362558", "PaperTitle": "Single-Source, Single-Destination Charge Migration in Hybrid Electrical Energy Storage Systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Southern California": 4.0, "Purdue University West Lafayette": 1.0, "Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea": 1.0}, "Authors": ["Yanzhi Wang", "Xue Lin", "Younghyun Kim", "Qing Xie", "Massoud Pedram", "Naehyuck Chang"]}]}, {"DBLP title": "Utilizing Circuit Structure for Scan Chain Diagnosis.", "DBLP authors": ["Wei-Hen Lo", "Ang-Chih Hsieh", "Chien-Ming Lan", "Min-Hsien Lin", "TingTing Hwang"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294712", "OA papers": [{"PaperId": "https://openalex.org/W1988479295", "PaperTitle": "Utilizing Circuit Structure for Scan Chain Diagnosis", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Wei-Hen Lo", "Ang-Chih Hsieh", "Chien-Ming Lan", "Min-Hsien lin", "TingTing Hwang"]}]}, {"DBLP title": "A Unified Write Buffer Cache Management Scheme for Flash Memory.", "DBLP authors": ["Liang Shi", "Jianhua Li", "Qing'an Li", "Chun Jason Xue", "Chengmo Yang", "Xuehai Zhou"], "year": 2014, "doi": "https://doi.org/10.1109/TVLSI.2013.2294462", "OA papers": [{"PaperId": "https://openalex.org/W2002197388", "PaperTitle": "A Unified Write Buffer Cache Management Scheme for Flash Memory", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"College of Computer Science, Key Laboratory of Cyber Physical Society Credible Service Computing, Ministry of Education, Chongqing University, Chongqing, China": 1.0, "Hefei University of Technology": 1.0, "Wuhan University": 1.0, "City University of Hong Kong": 1.0, "University of Delaware": 1.0, "University of Science and Technology of China": 1.0}, "Authors": ["Liang Shi", "Jianhua Li", "Qingan Li", "Chun Jason Xue", "Chengmo Yang", "Xuehai Zhou"]}]}]