verilog work $OCPI_BASE_DIR/hdl/primitives/temac_v6/v6_emac_v1_3_patch.v

verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_upconfig_fix_3451_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_reset_delay_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_brams_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_clocking_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_gtx_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_pipe_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_pipe_lane_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_pipe_misc_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_2_0_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_bram_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/pcie_bram_top_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/gtx_rx_valid_filter_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/gtx_drp_chanalign_fix_3752_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/gtx_tx_sync_rate_v6.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/v6_pcie_v1_7.v
verilog work $OCPI_BASE_DIR/hdl/primitives/pcie_4243_trn_v6_gtx_x4_250/gtx_wrapper_v6.v

verilog work $OCPI_BASE_DIR/hdl/primitives/ddc_4243_4ch_v5/duc_ddc_compiler_v1_0_bb.v
verilog work $OCPI_BASE_DIR/hdl/primitives/fft_v5_4k_strm_nat/xfft_v7_1_bb.v

verilog work "../../rtl/mkSMAdapter4B.v"
verilog work "../../rtl/mkSMAdapter16B.v"
verilog work "../../rtl/mkDDCWorker.v"
verilog work "../../rtl/mkDelayWorker4B.v"
verilog work "../../rtl/mkDelayWorker16B.v"
verilog work "../../rtl/mkPSD.v"
verilog work "../../rtl/mkBiasWorker4B.v"
verilog work "../../rtl/mkGbeWorker.v"
verilog work "../../rtl/mkICAPWorker.v"
verilog work "../../rtl/mkFlashWorker.v"
verilog work "../../rtl/mkDramServer_v6.v"

verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/arb_mux.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/arb_row_col.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/arb_select.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/bank_cntrl.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/bank_common.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/bank_compare.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/bank_mach.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/bank_queue.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/bank_state.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/col_mach.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/mc.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/rank_cntrl.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/rank_common.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/rank_mach.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/round_robin_arb.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ecc_buf.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ecc_dec_fix.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ecc_gen.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ecc_merge_enc.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/clk_ibuf.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ddr2_ddr3_chipscope.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/infrastructure.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/mem_intfc.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/memc_ui_top.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/circ_buffer.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_ck_iob.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_clock_io.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_control_io.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_data_io.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_dly_ctrl.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_dm_iob.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_dq_iob.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_dqs_iob.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_init.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_pd.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_pd_top.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_rdclk_gen.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_rdctrl_sync.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_rddata_sync.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_rdlvl.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_read.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_top.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_write.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/phy_wrlvl.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/rd_bitslip.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ui_cmd.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ui_rd_data.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ui_top.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/ui_wr_data.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/iodelay_ctrl_eco20100428.v
verilog work $OCPI_BASE_DIR/hdl/primitives/dram_v6_mig37/v6_mig37_patch20110411.v

verilog work "../../rtl/mkTLPSM.v"
verilog work "../../rtl/mkTLPCM.v"
verilog work "../../rtl/mkPktFork.v"
verilog work "../../rtl/mkPktMerge.v"
verilog work "../../rtl/mkUUID.v"
verilog work "../../rtl/mkOCCP.v"
verilog work "../../rtl/mkOCDP4B.v"
verilog work "../../rtl/mkOCDP16B.v"
verilog work "../../rtl/mkOCInf4B.v"
verilog work "../../rtl/mkOCInf16B.v"
verilog work "../../rtl/mkOCApp16B.v"
verilog work "../../rtl/mkCTop4B.v"
verilog work "../../rtl/mkCTop16B.v"

verilog work "../../rtl/mkWciMonitor.v"

verilog work "../../rtl/mkFTop_ml605.v"

verilog work $OCPI_BASE_DIR/hdl/platforms/ml605/fpgaTop_ml605.v
