Processor-memory coexploration using an architecture description language