git clone --depth 1 --no-tags https://github.com/eymay/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636709061
git clone --depth 1 --no-tags https://github.com/minsheng0503/ICDC2023_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639434189
git clone --depth 1 --no-tags https://github.com/Dbyisshit/BPSK_Gold.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638756068
git clone --depth 1 --no-tags https://github.com/bushbecky/FPGA-stereo-Camera-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637986801
git clone --depth 1 --no-tags https://github.com/w1kd1n/AI5073.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635458177
git clone --depth 1 --no-tags https://github.com/GitHubPlanB/HDLGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639296425
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Signed_Serial_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639268549
git clone --depth 1 --no-tags https://github.com/gejingquan/PumpChannel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639859271
git clone --depth 1 --no-tags https://github.com/guruprasadhpv/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638191114
git clone --depth 1 --no-tags https://github.com/Marcox385/practica_3_pre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640792709
git clone --depth 1 --no-tags https://github.com/01fe21bec087/Digital-System-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637417573
git clone --depth 1 --no-tags https://github.com/MayurKandalkar/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637698835
git clone --depth 1 --no-tags https://github.com/GarikGhazaryan/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639044778
git clone --depth 1 --no-tags https://github.com/tebina/Chipwhisperer-AES128-CW308-S6LX9-target.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638940376
git clone --depth 1 --no-tags https://github.com/ncicek/FT601-FPGA-interface-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639664702
git clone --depth 1 --no-tags https://github.com/zeeshan0772/MIPS-Pipeline-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638762265
git clone --depth 1 --no-tags https://github.com/suleymankoramaz/331-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638485927
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/single-port-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636568342
git clone --depth 1 --no-tags https://github.com/bear917/my_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636130345
git clone --depth 1 --no-tags https://github.com/nadinehisham/Bank-Management-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635982330
git clone --depth 1 --no-tags https://github.com/Benisonpin/Open-Source-Xilink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636055436
git clone --depth 1 --no-tags https://github.com/azure-123/Electronic-clock-with-VGA-and-bluetooth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634879091
git clone --depth 1 --no-tags https://github.com/Junqing54/SRAM_BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636928505
git clone --depth 1 --no-tags https://github.com/Lucas-Pasin/MIPS-Multiciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636858366
git clone --depth 1 --no-tags https://github.com/Adsol24/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635043927
git clone --depth 1 --no-tags https://github.com/adel6-ahmed/rum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634946832
git clone --depth 1 --no-tags https://github.com/RISCO-5bola/datapath-temporario-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637812835
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635634149
git clone --depth 1 --no-tags https://github.com/arshahtsham/vsdflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641545051
git clone --depth 1 --no-tags https://github.com/meison-lee/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641769701
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Carry-Select-Adder-Day-036-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641041648
git clone --depth 1 --no-tags https://github.com/jchin2/caravel_user_project_analog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635897249
git clone --depth 1 --no-tags https://github.com/jhlee25/EE-371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637252567
git clone --depth 1 --no-tags https://github.com/o0w0v/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641729027
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/System-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641841696
git clone --depth 1 --no-tags https://github.com/ushikawa93/lockin_coherent_average.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639143993
git clone --depth 1 --no-tags https://github.com/a2ke5e1/COA-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641061419
git clone --depth 1 --no-tags https://github.com/22aronl/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635063398
git clone --depth 1 --no-tags https://github.com/chaithanya739/Vesprisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640048539
git clone --depth 1 --no-tags https://github.com/FelixTsubame/DigitalCircuitDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641814062
git clone --depth 1 --no-tags https://github.com/nouranh02/MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640671857
git clone --depth 1 --no-tags https://github.com/parmissud/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640894727
git clone --depth 1 --no-tags https://github.com/abdallahabdelaziz1/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641465566
git clone --depth 1 --no-tags https://github.com/hienthunguyen/donghotk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640098803
git clone --depth 1 --no-tags https://github.com/emirhantopcu/bbm233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639009796
git clone --depth 1 --no-tags https://github.com/ranawai/cmpe630_project_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638566447
git clone --depth 1 --no-tags https://github.com/HPS-1/RISC-VProcessorProject-ECE320.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638002366
git clone --depth 1 --no-tags https://github.com/baddogxx/HDMI-Colorbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637888664
git clone --depth 1 --no-tags https://github.com/Adil-j/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641858873
git clone --depth 1 --no-tags https://github.com/afan2023/vcpu1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636742620
git clone --depth 1 --no-tags https://github.com/mireavmis/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636867097
git clone --depth 1 --no-tags https://github.com/JBedichek/CNN-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635128287
git clone --depth 1 --no-tags https://github.com/owtlaw6/LD-Xilinx-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634909448
git clone --depth 1 --no-tags https://github.com/gentlefr0g/LearnVerilogfromZero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636490971
git clone --depth 1 --no-tags https://github.com/mehrzadian/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634866029
git clone --depth 1 --no-tags https://github.com/jtsuchiyama/COEN-122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634698886
git clone --depth 1 --no-tags https://github.com/Khubaib2002/Computer_Architecture_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637669156
git clone --depth 1 --no-tags https://github.com/du6293/IDEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637501248
git clone --depth 1 --no-tags https://github.com/vasyavasilevs/6sem_fpga_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637868143
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Ram_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639259230
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/bidir_io_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640513044
git clone --depth 1 --no-tags https://github.com/MysticaLee/SoundDisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637930944
git clone --depth 1 --no-tags https://github.com/aa08453/FPGA-Space_Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639723320
git clone --depth 1 --no-tags https://github.com/tkulhane/Digitizer_vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638672286
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/get_boolean_from_netlist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636203949
git clone --depth 1 --no-tags https://github.com/luizeduardoreis/FPGACalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636732834
git clone --depth 1 --no-tags https://github.com/Nekkit6/7lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637838902
git clone --depth 1 --no-tags https://github.com/LaibaZehra/Computer_Architecture_RISC_V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634897984
git clone --depth 1 --no-tags https://github.com/azure-123/CPU-31-instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634893074
git clone --depth 1 --no-tags https://github.com/Kaisadale/FPGA-common-module-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635432621
git clone --depth 1 --no-tags https://github.com/howru0321/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635664996
git clone --depth 1 --no-tags https://github.com/SeunOjuoko/AdvancedDigitalElectronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636242879
git clone --depth 1 --no-tags https://github.com/KedharGuhan/Pipelined-FPMAC-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636417960
git clone --depth 1 --no-tags https://github.com/Giorgi-Solo/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637068082
git clone --depth 1 --no-tags https://github.com/JonathanGao/avb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636936609
git clone --depth 1 --no-tags https://github.com/kengirie/ouyou-shuseki-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636992351
git clone --depth 1 --no-tags https://github.com/Priyanshu4650/RISC-V-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637030250
git clone --depth 1 --no-tags https://github.com/AshFahim/4-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637346000
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_MODULOS_ENTRENAMIENTO_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637340300
git clone --depth 1 --no-tags https://github.com/wangwq2185/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640416253
git clone --depth 1 --no-tags https://github.com/ducminhnguyen123/special_queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640191972
git clone --depth 1 --no-tags https://github.com/Sukarna-Sarker-Dola/VLSI-DESIGN-CSE460.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640336968
git clone --depth 1 --no-tags https://github.com/nikosstyl/FPGA-FIR-Filter-Microprocessor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640497502
git clone --depth 1 --no-tags https://github.com/Lokesh253/Systolic_Arrays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640217896
git clone --depth 1 --no-tags https://github.com/pohsien17/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640446448
git clone --depth 1 --no-tags https://github.com/sonnyshiau/lenet-5-accelerator-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639483605
git clone --depth 1 --no-tags https://github.com/yz-gu/EE533.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639079886
git clone --depth 1 --no-tags https://github.com/Elarizzzz/DE10-Standart_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641100490
git clone --depth 1 --no-tags https://github.com/emmanuel11232/RISCV-32I-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641231036
git clone --depth 1 --no-tags https://github.com/White-Sunday/FPU754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641379967
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/digital-design-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641856075
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/Algorithm-to-find-the-Greatest-Common-Divisor-GCD-of-two-numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641865876
git clone --depth 1 --no-tags https://github.com/erikgna/verilog_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639904362
git clone --depth 1 --no-tags https://github.com/jimbrake/piotro-ppcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636507605
git clone --depth 1 --no-tags https://github.com/peragmat/MIaS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635471203
git clone --depth 1 --no-tags https://github.com/JishDas/pipeAcc16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640564291
git clone --depth 1 --no-tags https://github.com/NelsonIVL/pipelined_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638729936
git clone --depth 1 --no-tags https://github.com/Temix707/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641436603
git clone --depth 1 --no-tags https://github.com/AlanPonnachan/Mini_project-FPGA-Bird-s-eye-view.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641917448
git clone --depth 1 --no-tags https://github.com/Denis2810/car__parking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642097670
git clone --depth 1 --no-tags https://github.com/natruffles/FPG8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642123818
git clone --depth 1 --no-tags https://github.com/vbyash/Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640029468
git clone --depth 1 --no-tags https://github.com/MadhuriPotta/Brent_Kung_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639744231
git clone --depth 1 --no-tags https://github.com/lin881105/DCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637355006
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Singleport_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639265091
git clone --depth 1 --no-tags https://github.com/AshtonSW/Computer_Engineering_Lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636983431
git clone --depth 1 --no-tags https://github.com/YuhengLiu6/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635713547
git clone --depth 1 --no-tags https://github.com/nkulkarni78/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635599519
git clone --depth 1 --no-tags https://github.com/jaykrish-rishi/RV32V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635862759
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635919938
git clone --depth 1 --no-tags https://github.com/Ahmeddtarek/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988630
git clone --depth 1 --no-tags https://github.com/bushbecky/FPGA-Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988752
git clone --depth 1 --no-tags https://github.com/ashfamisha/spsca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638462431
git clone --depth 1 --no-tags https://github.com/Youssofalwardany/DigitalDesignProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637808858
git clone --depth 1 --no-tags https://github.com/maxmanmius/Yoshis_Nightmare_Joystick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636805582
git clone --depth 1 --no-tags https://github.com/hellopuza/Verilog-tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639558346
git clone --depth 1 --no-tags https://github.com/ninjaiceflame/homework2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639635312
git clone --depth 1 --no-tags https://github.com/MadhuriPotta/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639714654
git clone --depth 1 --no-tags https://github.com/digilog81/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640495802
git clone --depth 1 --no-tags https://github.com/Aswin-Raj-K/SRAM-256X4b-BIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640749685
git clone --depth 1 --no-tags https://github.com/KentLai/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640181941
git clone --depth 1 --no-tags https://github.com/Devil-SX/HDLDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641230035
git clone --depth 1 --no-tags https://github.com/arshahtsham/OpenLane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641545833
git clone --depth 1 --no-tags https://github.com/zh0uyf/Misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635034637
git clone --depth 1 --no-tags https://github.com/geethasreekoncha/PSBG-16-bit-LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636321714
git clone --depth 1 --no-tags https://github.com/srinivasbonthu551/dual_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635855052
git clone --depth 1 --no-tags https://github.com/dakk/simplecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639358476
git clone --depth 1 --no-tags https://github.com/k-motohashi51/ITF-COJT-donyu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641738143
git clone --depth 1 --no-tags https://github.com/rajivbishwokarma/matrix_vector_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636590688
git clone --depth 1 --no-tags https://github.com/reyessanchezo/EENG370-Design_and_Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638013482
git clone --depth 1 --no-tags https://github.com/Gnanaprasanna-korada/Router1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639279089
git clone --depth 1 --no-tags https://github.com/mohitsharma-iitj/Ping-Pong-DD-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639266829
git clone --depth 1 --no-tags https://github.com/Kikatdrrr/Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641931392
git clone --depth 1 --no-tags https://github.com/Hades-Levi/RISC_CPU_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640490176
git clone --depth 1 --no-tags https://github.com/MohanSardar01/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641857160
git clone --depth 1 --no-tags https://github.com/tadatizutest/caravel_user_project00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639504055
git clone --depth 1 --no-tags https://github.com/SaidSantana/AC_PR3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639143656
git clone --depth 1 --no-tags https://github.com/Sure10times/scientific-work-with-integreated-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640745231
git clone --depth 1 --no-tags https://github.com/helinharmanci/logic_design_ceng232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638469137
git clone --depth 1 --no-tags https://github.com/ZhangHongrui99/sram_ctr_ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641704272
git clone --depth 1 --no-tags https://github.com/dwRchyngqxs/Verilog_testfiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639915912
git clone --depth 1 --no-tags https://github.com/MateoGonzar/Proyecto-MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639904902
git clone --depth 1 --no-tags https://github.com/TashiSoldin/EEE4120F-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634916244
git clone --depth 1 --no-tags https://github.com/Pirespvf/usb_device_core_clio_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634924308
git clone --depth 1 --no-tags https://github.com/AbacusIsMad/elec2602-g1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635560871
git clone --depth 1 --no-tags https://github.com/sidraAamir/CA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636830236
git clone --depth 1 --no-tags https://github.com/sujan-hn/Processor-Modelling-on-verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635401766
git clone --depth 1 --no-tags https://github.com/ahgahgjflshfa/midterm-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636082408
git clone --depth 1 --no-tags https://github.com/Rajat-Govil/Rough_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637159398
git clone --depth 1 --no-tags https://github.com/OmarBadr108/self-drivig_car_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637357843
git clone --depth 1 --no-tags https://github.com/semify-eda/tristan-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634812307
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Digital-alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641285060
git clone --depth 1 --no-tags https://github.com/GargantuaInfinity/VerilogExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636987701
git clone --depth 1 --no-tags https://github.com/Khamitov02/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640650531
git clone --depth 1 --no-tags https://github.com/muttasohith/IDP_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641166818
git clone --depth 1 --no-tags https://github.com/maktheus/BlackJackFirmWare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641157350
git clone --depth 1 --no-tags https://github.com/KAUSSHIK/cpre281.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641143982
git clone --depth 1 --no-tags https://github.com/hk08394habib/i2c-mpu6050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637746057
git clone --depth 1 --no-tags https://github.com/Intelectron6/Hardware-Designs-Max10-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637548772
git clone --depth 1 --no-tags https://github.com/emitch00/COEN122Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639161776
git clone --depth 1 --no-tags https://github.com/TVCONG/Digital_Design_Lab3_CenturyClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639816890
git clone --depth 1 --no-tags https://github.com/carinachu22/Mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637718564
git clone --depth 1 --no-tags https://github.com/bushbecky/Verilog_Calculator_Matrix_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637972171
git clone --depth 1 --no-tags https://github.com/bushbecky/spi-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637966113
git clone --depth 1 --no-tags https://github.com/bushbecky/my_rtl_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637988641
git clone --depth 1 --no-tags https://github.com/amo890806/Orthogonal_Matching_Pursuit_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636292767
git clone --depth 1 --no-tags https://github.com/Devesh101622/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636296911
git clone --depth 1 --no-tags https://github.com/joyard2000/work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637778046
git clone --depth 1 --no-tags https://github.com/josemgaleas/chip_period_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637772458
git clone --depth 1 --no-tags https://github.com/arthurnamz/axiMemoryMapped_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636023491
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Tang_nano_9k_Miguel_A_Rodriguez_Jodar_mcleod_ideafix_Fantasmico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637336519
git clone --depth 1 --no-tags https://github.com/tapan111/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637135389
git clone --depth 1 --no-tags https://github.com/OmarBadr108/shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637360557
git clone --depth 1 --no-tags https://github.com/terencendabereye/mcp_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639024161
git clone --depth 1 --no-tags https://github.com/2201412072/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640931482
git clone --depth 1 --no-tags https://github.com/obosticco/circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641032932
git clone --depth 1 --no-tags https://github.com/am07127/CALabFinalproject-db07098-am07127-sk07743.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639552491
git clone --depth 1 --no-tags https://github.com/binh2401arsenal/100days-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639400206
git clone --depth 1 --no-tags https://github.com/tanish1729/Y86-64-Instruction-Set-Architechture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641860393
git clone --depth 1 --no-tags https://github.com/mymermer/Computer_Organization_Project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641445974
git clone --depth 1 --no-tags https://github.com/iloudaros/CAD-Exercises-and-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635350738
git clone --depth 1 --no-tags https://github.com/suvankarpioneer/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635188943
git clone --depth 1 --no-tags https://github.com/Areshkew/verilog-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635108692
git clone --depth 1 --no-tags https://github.com/orpdoji/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636961355
git clone --depth 1 --no-tags https://github.com/OmarBadr108/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637358457
git clone --depth 1 --no-tags https://github.com/DOUDIU/serial_port_router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637137583
git clone --depth 1 --no-tags https://github.com/oldper/CO_Midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637308415
git clone --depth 1 --no-tags https://github.com/jeo33/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636108063
git clone --depth 1 --no-tags https://github.com/HUANGXinning/divider_5.4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636089831
git clone --depth 1 --no-tags https://github.com/Mintn1k35/RV32I_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634764976
git clone --depth 1 --no-tags https://github.com/StepanShimigonov/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636279499
