Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: PROCESADOR.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PROCESADOR.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PROCESADOR"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : PROCESADOR
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/SUMADOR.vhd" in Library work.
Architecture arqprocesador of Entity sumador is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/PC.vhd" in Library work.
Architecture arqprocesador of Entity pc is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/MEMORIAINSTRUCCION.vhd" in Library work.
Architecture arqprocesador of Entity memoriainstruccion is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/UC.vhd" in Library work.
Architecture arqprocesador of Entity uc is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/RF.vhd" in Library work.
Architecture arqprocesador of Entity rf is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/MULTIPLEXOR.vhd" in Library work.
Architecture arqprocesador of Entity multiplexor is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/SEU.vhd" in Library work.
Architecture arqprocesador of Entity seu is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/ALU.vhd" in Library work.
Architecture arqprocesador of Entity alu is up to date.
Compiling vhdl file "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/PROCESADOR.vhd" in Library work.
Architecture arqprocesador of Entity procesador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PROCESADOR> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <SUMADOR> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <MEMORIAINSTRUCCION> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <MULTIPLEXOR> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <arqprocesador>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <arqprocesador>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PROCESADOR> in library <work> (Architecture <arqprocesador>).
WARNING:Xst:2211 - "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/PROCESADOR.vhd" line 140: Instantiating black box module <UC>.
Entity <PROCESADOR> analyzed. Unit <PROCESADOR> generated.

Analyzing Entity <SUMADOR> in library <work> (Architecture <arqprocesador>).
Entity <SUMADOR> analyzed. Unit <SUMADOR> generated.

Analyzing Entity <PC> in library <work> (Architecture <arqprocesador>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <MEMORIAINSTRUCCION> in library <work> (Architecture <arqprocesador>).
Entity <MEMORIAINSTRUCCION> analyzed. Unit <MEMORIAINSTRUCCION> generated.

Analyzing Entity <RF> in library <work> (Architecture <arqprocesador>).
WARNING:Xst:790 - "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/RF.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/RF.vhd" line 59: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/RF.vhd" line 61: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <registers> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/RF.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registers>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <MULTIPLEXOR> in library <work> (Architecture <arqprocesador>).
Entity <MULTIPLEXOR> analyzed. Unit <MULTIPLEXOR> generated.

Analyzing Entity <SEU> in library <work> (Architecture <arqprocesador>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <arqprocesador>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registers<32>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<33>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<34>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<35>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<36>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<37>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<38>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <registers<39>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <SUMADOR>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/SUMADOR.vhd".
    Found 32-bit adder for signal <salidaSumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SUMADOR> synthesized.


Synthesizing Unit <PC>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/PC.vhd".
    Found 32-bit register for signal <PC_salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <MEMORIAINSTRUCCION>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/MEMORIAINSTRUCCION.vhd".
WARNING:Xst:647 - Input <MIentrada<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 67.
    Summary:
	inferred   1 ROM(s).
Unit <MEMORIAINSTRUCCION> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/RF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registers_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 58.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 59.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <MULTIPLEXOR>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/MULTIPLEXOR.vhd".
Unit <MULTIPLEXOR> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/ALU.vhd".
    Found 32-bit addsub for signal <salida_alu$addsub0000>.
    Found 32-bit xor2 for signal <salida_alu$xor0000> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <PROCESADOR>.
    Related source file is "C:/P1P3 ZaBuZa/UTP 1er SEMESTRE 2015/ARQ DE COMPUTADORES/Xilinx/ProcesadorMonociclo/PROCESADOR.vhd".
WARNING:Xst:1780 - Signal <nPC_SUMADOR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PROCESADOR> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <PC_salida_5> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_6> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_7> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_8> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_9> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_10> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_11> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_12> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_13> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_14> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_15> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_16> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_17> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_18> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_19> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_20> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_21> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_22> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_23> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_24> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_25> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_26> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_27> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_28> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_29> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_30> of sequential type is unconnected in block <comp_PC>.
WARNING:Xst:2677 - Node <PC_salida_31> of sequential type is unconnected in block <comp_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PROCESADOR> ...

Optimizing unit <PC> ...

Optimizing unit <ALU> ...

Optimizing unit <RF> ...
WARNING:Xst:1293 - FF/Latch <comp_RF/registers_30_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_30_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_26_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_24_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_25_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_28_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_29_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_31_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_27_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_21_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_17_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_20_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_16_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_23_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_19_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_22_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_0> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_1> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_2> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_3> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_4> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_5> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_6> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_7> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_8> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_9> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_10> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_11> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_12> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_13> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_14> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_15> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_16> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_17> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_18> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_19> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_20> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_21> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_22> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_23> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_24> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_25> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_26> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_27> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_28> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_29> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_30> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <comp_RF/registers_18_31> has a constant value of 0 in block <PROCESADOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_31> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_30> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_29> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_28> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_27> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_26> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_25> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_24> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_23> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_22> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_21> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_20> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_19> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_18> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_17> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_16> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_15> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_14> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_13> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_12> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_11> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_10> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_9> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_8> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_7> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_6> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_PC/PC_salida_5> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_31> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_30> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_29> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_28> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_27> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_26> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_25> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_24> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_23> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_22> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_21> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_20> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_19> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_18> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_17> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_16> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_15> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_14> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_13> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_12> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_11> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_10> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_9> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_8> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_7> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_6> of sequential type is unconnected in block <PROCESADOR>.
WARNING:Xst:2677 - Node <comp_nPC/PC_salida_5> of sequential type is unconnected in block <PROCESADOR>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PROCESADOR, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PROCESADOR.ngr
Top Level Output File Name         : PROCESADOR
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 1900
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 44
#      LUT3                        : 580
#      LUT4                        : 198
#      LUT4_D                      : 9
#      LUT4_L                      : 41
#      MUXCY                       : 35
#      MUXF5                       : 564
#      MUXF6                       : 256
#      MUXF7                       : 128
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 522
#      FDR                         : 10
#      LDCE                        : 512
# Clock Buffers                    : 17
#      BUFG                        : 16
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
# Others                           : 1
#      UC                          : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      948  out of   4656    20%  
 Number of Slice Flip Flops:            522  out of   9312     5%  
 Number of 4 input LUTs:                877  out of   9312     9%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                        17  out of     24    70%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)           | Load  |
--------------------------------------------------------------------+---------------------------------+-------+
clk                                                                 | BUFGP                           | 10    |
comp_RF/registers_10_cmp_eq00001(comp_RF/registers_10_cmp_eq00001:O)| BUFG(*)(comp_RF/registers_10_31)| 32    |
comp_RF/registers_11_cmp_eq00001(comp_RF/registers_11_cmp_eq00001:O)| BUFG(*)(comp_RF/registers_11_31)| 32    |
comp_RF/registers_12_cmp_eq00001(comp_RF/registers_12_cmp_eq00001:O)| BUFG(*)(comp_RF/registers_12_31)| 32    |
comp_RF/registers_0_cmp_eq00001(comp_RF/registers_0_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_0_31) | 32    |
comp_RF/registers_13_cmp_eq00001(comp_RF/registers_13_cmp_eq00001:O)| BUFG(*)(comp_RF/registers_13_31)| 32    |
comp_RF/registers_1_cmp_eq00001(comp_RF/registers_1_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_1_31) | 32    |
comp_RF/registers_14_cmp_eq00001(comp_RF/registers_14_cmp_eq00001:O)| BUFG(*)(comp_RF/registers_14_31)| 32    |
comp_RF/registers_2_cmp_eq00001(comp_RF/registers_2_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_2_31) | 32    |
comp_RF/registers_15_cmp_eq00001(comp_RF/registers_15_cmp_eq00001:O)| BUFG(*)(comp_RF/registers_15_31)| 32    |
comp_RF/registers_3_cmp_eq00001(comp_RF/registers_3_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_3_31) | 32    |
comp_RF/registers_4_cmp_eq00001(comp_RF/registers_4_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_4_31) | 32    |
comp_RF/registers_5_cmp_eq00001(comp_RF/registers_5_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_5_31) | 32    |
comp_RF/registers_6_cmp_eq00001(comp_RF/registers_6_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_6_31) | 32    |
comp_RF/registers_7_cmp_eq00001(comp_RF/registers_7_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_7_31) | 32    |
comp_RF/registers_8_cmp_eq00001(comp_RF/registers_8_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_8_31) | 32    |
comp_RF/registers_9_cmp_eq00001(comp_RF/registers_9_cmp_eq00001:O)  | BUFG(*)(comp_RF/registers_9_31) | 32    |
--------------------------------------------------------------------+---------------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------+-------+
Control Signal                     | Buffer(FF name)              | Load  |
-----------------------------------+------------------------------+-------+
reset_IBUF_1(reset_IBUF_1:O)       | NONE(comp_RF/registers_15_25)| 302   |
reset                              | IBUF                         | 210   |
-----------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.857ns (Maximum Frequency: 112.906MHz)
   Minimum input arrival time before clock: 13.111ns
   Maximum output required time after clock: 17.238ns
   Maximum combinational path delay: 16.905ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.132ns (frequency: 319.290MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.132ns (Levels of Logic = 5)
  Source:            comp_nPC/PC_salida_1 (FF)
  Destination:       comp_nPC/PC_salida_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: comp_nPC/PC_salida_1 to comp_nPC/PC_salida_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  comp_nPC/PC_salida_1 (comp_nPC/PC_salida_1)
     LUT1:I0->O            1   0.612   0.000  comp_SUMADOR/Madd_salidaSumador_cy<1>_rt (comp_SUMADOR/Madd_salidaSumador_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  comp_SUMADOR/Madd_salidaSumador_cy<1> (comp_SUMADOR/Madd_salidaSumador_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_SUMADOR/Madd_salidaSumador_cy<2> (comp_SUMADOR/Madd_salidaSumador_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  comp_SUMADOR/Madd_salidaSumador_cy<3> (comp_SUMADOR/Madd_salidaSumador_cy<3>)
     XORCY:CI->O           1   0.699   0.000  comp_SUMADOR/Madd_salidaSumador_xor<4> (SUMADOR_nPC<4>)
     FDR:D                     0.268          comp_nPC/PC_salida_4
    ----------------------------------------
    Total                      3.132ns (2.600ns logic, 0.532ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_10_cmp_eq00001'
  Clock period: 8.791ns (frequency: 113.754MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.791ns (Levels of Logic = 39)
  Source:            comp_RF/registers_10_0 (LATCH)
  Destination:       comp_RF/registers_10_31 (LATCH)
  Source Clock:      comp_RF/registers_10_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_10_cmp_eq00001 falling

  Data Path: comp_RF/registers_10_0 to comp_RF/registers_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_10_0 (comp_RF/registers_10_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_91 (comp_RF/Mmux__varindex0000_91)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_0 (comp_RF/Mmux__varindex0000_7_f51)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_10_31
    ----------------------------------------
    Total                      8.791ns (7.132ns logic, 1.659ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_11_cmp_eq00001'
  Clock period: 8.791ns (frequency: 113.754MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.791ns (Levels of Logic = 39)
  Source:            comp_RF/registers_11_0 (LATCH)
  Destination:       comp_RF/registers_11_31 (LATCH)
  Source Clock:      comp_RF/registers_11_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_11_cmp_eq00001 falling

  Data Path: comp_RF/registers_11_0 to comp_RF/registers_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_11_0 (comp_RF/registers_11_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_83 (comp_RF/Mmux__varindex0000_83)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_1 (comp_RF/Mmux__varindex0000_6_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_11_31
    ----------------------------------------
    Total                      8.791ns (7.132ns logic, 1.659ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_12_cmp_eq00001'
  Clock period: 8.818ns (frequency: 113.406MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.818ns (Levels of Logic = 39)
  Source:            comp_RF/registers_12_0 (LATCH)
  Destination:       comp_RF/registers_12_31 (LATCH)
  Source Clock:      comp_RF/registers_12_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_12_cmp_eq00001 falling

  Data Path: comp_RF/registers_12_0 to comp_RF/registers_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_12_0 (comp_RF/registers_12_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_9 (comp_RF/Mmux__varindex0000_9)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5 (comp_RF/Mmux__varindex0000_7_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_12_31
    ----------------------------------------
    Total                      8.818ns (7.132ns logic, 1.686ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_0_cmp_eq00001'
  Clock period: 8.830ns (frequency: 113.252MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.830ns (Levels of Logic = 39)
  Source:            comp_RF/registers_0_0 (LATCH)
  Destination:       comp_RF/registers_0_31 (LATCH)
  Source Clock:      comp_RF/registers_0_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_0_cmp_eq00001 falling

  Data Path: comp_RF/registers_0_0 to comp_RF/registers_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_0_0 (comp_RF/registers_0_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_10 (comp_RF/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_8_f5 (comp_RF/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_0_31
    ----------------------------------------
    Total                      8.830ns (7.132ns logic, 1.698ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_13_cmp_eq00001'
  Clock period: 8.818ns (frequency: 113.406MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.818ns (Levels of Logic = 39)
  Source:            comp_RF/registers_13_0 (LATCH)
  Destination:       comp_RF/registers_13_31 (LATCH)
  Source Clock:      comp_RF/registers_13_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_13_cmp_eq00001 falling

  Data Path: comp_RF/registers_13_0 to comp_RF/registers_13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_13_0 (comp_RF/registers_13_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_81 (comp_RF/Mmux__varindex0000_81)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_0 (comp_RF/Mmux__varindex0000_6_f51)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_13_31
    ----------------------------------------
    Total                      8.818ns (7.132ns logic, 1.686ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_1_cmp_eq00001'
  Clock period: 8.830ns (frequency: 113.252MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.830ns (Levels of Logic = 39)
  Source:            comp_RF/registers_1_0 (LATCH)
  Destination:       comp_RF/registers_1_31 (LATCH)
  Source Clock:      comp_RF/registers_1_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_1_cmp_eq00001 falling

  Data Path: comp_RF/registers_1_0 to comp_RF/registers_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_1_0 (comp_RF/registers_1_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_92 (comp_RF/Mmux__varindex0000_92)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_1 (comp_RF/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_1_31
    ----------------------------------------
    Total                      8.830ns (7.132ns logic, 1.698ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_14_cmp_eq00001'
  Clock period: 8.818ns (frequency: 113.406MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.818ns (Levels of Logic = 39)
  Source:            comp_RF/registers_14_0 (LATCH)
  Destination:       comp_RF/registers_14_31 (LATCH)
  Source Clock:      comp_RF/registers_14_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_14_cmp_eq00001 falling

  Data Path: comp_RF/registers_14_0 to comp_RF/registers_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_14_0 (comp_RF/registers_14_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_8 (comp_RF/Mmux__varindex0000_8)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5 (comp_RF/Mmux__varindex0000_6_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_14_31
    ----------------------------------------
    Total                      8.818ns (7.132ns logic, 1.686ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_2_cmp_eq00001'
  Clock period: 8.830ns (frequency: 113.252MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.830ns (Levels of Logic = 39)
  Source:            comp_RF/registers_2_0 (LATCH)
  Destination:       comp_RF/registers_2_31 (LATCH)
  Source Clock:      comp_RF/registers_2_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_2_cmp_eq00001 falling

  Data Path: comp_RF/registers_2_0 to comp_RF/registers_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_2_0 (comp_RF/registers_2_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_91 (comp_RF/Mmux__varindex0000_91)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_0 (comp_RF/Mmux__varindex0000_7_f51)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_2_31
    ----------------------------------------
    Total                      8.830ns (7.132ns logic, 1.698ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_15_cmp_eq00001'
  Clock period: 8.818ns (frequency: 113.406MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.818ns (Levels of Logic = 39)
  Source:            comp_RF/registers_15_0 (LATCH)
  Destination:       comp_RF/registers_15_31 (LATCH)
  Source Clock:      comp_RF/registers_15_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_15_cmp_eq00001 falling

  Data Path: comp_RF/registers_15_0 to comp_RF/registers_15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_15_0 (comp_RF/registers_15_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_7 (comp_RF/Mmux__varindex0000_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_5_f5 (comp_RF/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_15_31
    ----------------------------------------
    Total                      8.818ns (7.132ns logic, 1.686ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_3_cmp_eq00001'
  Clock period: 8.830ns (frequency: 113.252MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.830ns (Levels of Logic = 39)
  Source:            comp_RF/registers_3_0 (LATCH)
  Destination:       comp_RF/registers_3_31 (LATCH)
  Source Clock:      comp_RF/registers_3_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_3_cmp_eq00001 falling

  Data Path: comp_RF/registers_3_0 to comp_RF/registers_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_3_0 (comp_RF/registers_3_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_83 (comp_RF/Mmux__varindex0000_83)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_1 (comp_RF/Mmux__varindex0000_6_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_3_31
    ----------------------------------------
    Total                      8.830ns (7.132ns logic, 1.698ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_4_cmp_eq00001'
  Clock period: 8.857ns (frequency: 112.906MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.857ns (Levels of Logic = 39)
  Source:            comp_RF/registers_4_0 (LATCH)
  Destination:       comp_RF/registers_4_31 (LATCH)
  Source Clock:      comp_RF/registers_4_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_4_cmp_eq00001 falling

  Data Path: comp_RF/registers_4_0 to comp_RF/registers_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_4_0 (comp_RF/registers_4_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_9 (comp_RF/Mmux__varindex0000_9)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5 (comp_RF/Mmux__varindex0000_7_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_4_31
    ----------------------------------------
    Total                      8.857ns (7.132ns logic, 1.725ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_5_cmp_eq00001'
  Clock period: 8.857ns (frequency: 112.906MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.857ns (Levels of Logic = 39)
  Source:            comp_RF/registers_5_0 (LATCH)
  Destination:       comp_RF/registers_5_31 (LATCH)
  Source Clock:      comp_RF/registers_5_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_5_cmp_eq00001 falling

  Data Path: comp_RF/registers_5_0 to comp_RF/registers_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_5_0 (comp_RF/registers_5_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_81 (comp_RF/Mmux__varindex0000_81)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_0 (comp_RF/Mmux__varindex0000_6_f51)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_5_31
    ----------------------------------------
    Total                      8.857ns (7.132ns logic, 1.725ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_6_cmp_eq00001'
  Clock period: 8.857ns (frequency: 112.906MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.857ns (Levels of Logic = 39)
  Source:            comp_RF/registers_6_0 (LATCH)
  Destination:       comp_RF/registers_6_31 (LATCH)
  Source Clock:      comp_RF/registers_6_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_6_cmp_eq00001 falling

  Data Path: comp_RF/registers_6_0 to comp_RF/registers_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_6_0 (comp_RF/registers_6_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_8 (comp_RF/Mmux__varindex0000_8)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5 (comp_RF/Mmux__varindex0000_6_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_6_31
    ----------------------------------------
    Total                      8.857ns (7.132ns logic, 1.725ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_7_cmp_eq00001'
  Clock period: 8.857ns (frequency: 112.906MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.857ns (Levels of Logic = 39)
  Source:            comp_RF/registers_7_0 (LATCH)
  Destination:       comp_RF/registers_7_31 (LATCH)
  Source Clock:      comp_RF/registers_7_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_7_cmp_eq00001 falling

  Data Path: comp_RF/registers_7_0 to comp_RF/registers_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_7_0 (comp_RF/registers_7_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_7 (comp_RF/Mmux__varindex0000_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_5_f5 (comp_RF/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_7_31
    ----------------------------------------
    Total                      8.857ns (7.132ns logic, 1.725ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_8_cmp_eq00001'
  Clock period: 8.791ns (frequency: 113.754MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.791ns (Levels of Logic = 39)
  Source:            comp_RF/registers_8_0 (LATCH)
  Destination:       comp_RF/registers_8_31 (LATCH)
  Source Clock:      comp_RF/registers_8_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_8_cmp_eq00001 falling

  Data Path: comp_RF/registers_8_0 to comp_RF/registers_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_8_0 (comp_RF/registers_8_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_10 (comp_RF/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_8_f5 (comp_RF/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_8_31
    ----------------------------------------
    Total                      8.791ns (7.132ns logic, 1.659ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comp_RF/registers_9_cmp_eq00001'
  Clock period: 8.791ns (frequency: 113.754MHz)
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Delay:               8.791ns (Levels of Logic = 39)
  Source:            comp_RF/registers_9_0 (LATCH)
  Destination:       comp_RF/registers_9_31 (LATCH)
  Source Clock:      comp_RF/registers_9_cmp_eq00001 falling
  Destination Clock: comp_RF/registers_9_cmp_eq00001 falling

  Data Path: comp_RF/registers_9_0 to comp_RF/registers_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_9_0 (comp_RF/registers_9_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_92 (comp_RF/Mmux__varindex0000_92)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_1 (comp_RF/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_9_31
    ----------------------------------------
    Total                      8.791ns (7.132ns logic, 1.659ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.046ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       comp_PC/PC_salida_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to comp_PC/PC_salida_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.145  reset_IBUF (reset_IBUF)
     FDR:R                     0.795          comp_PC/PC_salida_0
    ----------------------------------------
    Total                      3.046ns (1.901ns logic, 1.145ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_10_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_10_31 (LATCH)
  Destination Clock: comp_RF/registers_10_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_10_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_11_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_11_31 (LATCH)
  Destination Clock: comp_RF/registers_11_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_11_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_12_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_12_31 (LATCH)
  Destination Clock: comp_RF/registers_12_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_12_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_0_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_0_31 (LATCH)
  Destination Clock: comp_RF/registers_0_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_0_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_13_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_13_31 (LATCH)
  Destination Clock: comp_RF/registers_13_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_13_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_1_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_1_31 (LATCH)
  Destination Clock: comp_RF/registers_1_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_1_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_14_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_14_31 (LATCH)
  Destination Clock: comp_RF/registers_14_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_14_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_2_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_2_31 (LATCH)
  Destination Clock: comp_RF/registers_2_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_2_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_15_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_15_31 (LATCH)
  Destination Clock: comp_RF/registers_15_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_15_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_3_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_3_31 (LATCH)
  Destination Clock: comp_RF/registers_3_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_3_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_4_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_4_31 (LATCH)
  Destination Clock: comp_RF/registers_4_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_4_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_5_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_5_31 (LATCH)
  Destination Clock: comp_RF/registers_5_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_5_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_6_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_6_31 (LATCH)
  Destination Clock: comp_RF/registers_6_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_6_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_7_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_7_31 (LATCH)
  Destination Clock: comp_RF/registers_7_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_7_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_8_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_8_31 (LATCH)
  Destination Clock: comp_RF/registers_8_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_8_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comp_RF/registers_9_cmp_eq00001'
  Total number of paths / destination ports: 38040 / 64
-------------------------------------------------------------------------
Offset:              13.111ns (Levels of Logic = 42)
  Source:            reset (PAD)
  Destination:       comp_RF/registers_9_31 (LATCH)
  Destination Clock: comp_RF/registers_9_cmp_eq00001 falling

  Data Path: reset to comp_RF/registers_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.000  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     LDCE:D                    0.268          comp_RF/registers_9_31
    ----------------------------------------
    Total                     13.111ns (8.874ns logic, 4.237ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 273940 / 37
-------------------------------------------------------------------------
Offset:              17.238ns (Levels of Logic = 43)
  Source:            comp_PC/PC_salida_0 (FF)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      clk rising

  Data Path: comp_PC/PC_salida_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.514   1.223  comp_PC/PC_salida_0 (comp_PC/PC_salida_0)
     LUT2:I0->O            2   0.612   0.383  comp_MEMORIAINSTRUCCION/Mrom__varindex0000111_SW0 (N48)
     LUT4:I3->O            2   0.612   0.383  comp_MEMORIAINSTRUCCION/Mrom__varindex0000111 (N2)
     LUT4:I3->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<17> (MEMORIAINSTRUCCION_MULTIPLE<17>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_7 (comp_RF/Mmux__varindex0000_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_5_f5 (comp_RF/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     17.238ns (11.795ns logic, 5.443ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_4_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.651ns (Levels of Logic = 40)
  Source:            comp_RF/registers_4_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_4_cmp_eq00001 falling

  Data Path: comp_RF/registers_4_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_4_0 (comp_RF/registers_4_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_9 (comp_RF/Mmux__varindex0000_9)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5 (comp_RF/Mmux__varindex0000_7_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.651ns (10.033ns logic, 2.618ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_12_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.612ns (Levels of Logic = 40)
  Source:            comp_RF/registers_12_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_12_cmp_eq00001 falling

  Data Path: comp_RF/registers_12_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_12_0 (comp_RF/registers_12_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_9 (comp_RF/Mmux__varindex0000_9)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5 (comp_RF/Mmux__varindex0000_7_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.612ns (10.033ns logic, 2.579ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_5_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.651ns (Levels of Logic = 40)
  Source:            comp_RF/registers_5_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_5_cmp_eq00001 falling

  Data Path: comp_RF/registers_5_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_5_0 (comp_RF/registers_5_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_81 (comp_RF/Mmux__varindex0000_81)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_0 (comp_RF/Mmux__varindex0000_6_f51)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.651ns (10.033ns logic, 2.618ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_13_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.612ns (Levels of Logic = 40)
  Source:            comp_RF/registers_13_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_13_cmp_eq00001 falling

  Data Path: comp_RF/registers_13_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_13_0 (comp_RF/registers_13_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_81 (comp_RF/Mmux__varindex0000_81)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_0 (comp_RF/Mmux__varindex0000_6_f51)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6 (comp_RF/Mmux__varindex0000_5_f6)
     MUXF7:I0->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.612ns (10.033ns logic, 2.579ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_6_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.651ns (Levels of Logic = 40)
  Source:            comp_RF/registers_6_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_6_cmp_eq00001 falling

  Data Path: comp_RF/registers_6_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_6_0 (comp_RF/registers_6_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_8 (comp_RF/Mmux__varindex0000_8)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5 (comp_RF/Mmux__varindex0000_6_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.651ns (10.033ns logic, 2.618ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_14_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.612ns (Levels of Logic = 40)
  Source:            comp_RF/registers_14_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_14_cmp_eq00001 falling

  Data Path: comp_RF/registers_14_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_14_0 (comp_RF/registers_14_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_8 (comp_RF/Mmux__varindex0000_8)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5 (comp_RF/Mmux__varindex0000_6_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.612ns (10.033ns logic, 2.579ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_7_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.651ns (Levels of Logic = 40)
  Source:            comp_RF/registers_7_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_7_cmp_eq00001 falling

  Data Path: comp_RF/registers_7_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_7_0 (comp_RF/registers_7_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_7 (comp_RF/Mmux__varindex0000_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_5_f5 (comp_RF/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.651ns (10.033ns logic, 2.618ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_15_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.612ns (Levels of Logic = 40)
  Source:            comp_RF/registers_15_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_15_cmp_eq00001 falling

  Data Path: comp_RF/registers_15_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_15_0 (comp_RF/registers_15_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_7 (comp_RF/Mmux__varindex0000_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_5_f5 (comp_RF/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_4_f6 (comp_RF/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0000_3_f7 (comp_RF/Mmux__varindex0000_3_f7)
     LUT4:I2->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.612ns (10.033ns logic, 2.579ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_0_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.624ns (Levels of Logic = 40)
  Source:            comp_RF/registers_0_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_0_cmp_eq00001 falling

  Data Path: comp_RF/registers_0_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_0_0 (comp_RF/registers_0_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_10 (comp_RF/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_8_f5 (comp_RF/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.624ns (10.033ns logic, 2.591ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_8_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.585ns (Levels of Logic = 40)
  Source:            comp_RF/registers_8_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_8_cmp_eq00001 falling

  Data Path: comp_RF/registers_8_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_8_0 (comp_RF/registers_8_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_10 (comp_RF/Mmux__varindex0000_10)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_8_f5 (comp_RF/Mmux__varindex0000_8_f5)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.585ns (10.033ns logic, 2.552ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_1_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.624ns (Levels of Logic = 40)
  Source:            comp_RF/registers_1_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_1_cmp_eq00001 falling

  Data Path: comp_RF/registers_1_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_1_0 (comp_RF/registers_1_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_92 (comp_RF/Mmux__varindex0000_92)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_1 (comp_RF/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.624ns (10.033ns logic, 2.591ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_9_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.585ns (Levels of Logic = 40)
  Source:            comp_RF/registers_9_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_9_cmp_eq00001 falling

  Data Path: comp_RF/registers_9_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_9_0 (comp_RF/registers_9_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_92 (comp_RF/Mmux__varindex0000_92)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_1 (comp_RF/Mmux__varindex0000_7_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_6_f6 (comp_RF/Mmux__varindex0000_6_f6)
     MUXF7:I0->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.585ns (10.033ns logic, 2.552ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_2_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.624ns (Levels of Logic = 40)
  Source:            comp_RF/registers_2_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_2_cmp_eq00001 falling

  Data Path: comp_RF/registers_2_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_2_0 (comp_RF/registers_2_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_91 (comp_RF/Mmux__varindex0000_91)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_0 (comp_RF/Mmux__varindex0000_7_f51)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.624ns (10.033ns logic, 2.591ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_10_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.585ns (Levels of Logic = 40)
  Source:            comp_RF/registers_10_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_10_cmp_eq00001 falling

  Data Path: comp_RF/registers_10_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_10_0 (comp_RF/registers_10_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_91 (comp_RF/Mmux__varindex0000_91)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_7_f5_0 (comp_RF/Mmux__varindex0000_7_f51)
     MUXF6:I0->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.585ns (10.033ns logic, 2.552ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_3_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.624ns (Levels of Logic = 40)
  Source:            comp_RF/registers_3_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_3_cmp_eq00001 falling

  Data Path: comp_RF/registers_3_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.449  comp_RF/registers_3_0 (comp_RF/registers_3_0)
     LUT3:I1->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_83 (comp_RF/Mmux__varindex0000_83)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_1 (comp_RF/Mmux__varindex0000_6_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.624ns (10.033ns logic, 2.591ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comp_RF/registers_11_cmp_eq00001'
  Total number of paths / destination ports: 1836 / 32
-------------------------------------------------------------------------
Offset:              12.585ns (Levels of Logic = 40)
  Source:            comp_RF/registers_11_0 (LATCH)
  Destination:       salida_procesador<31> (PAD)
  Source Clock:      comp_RF/registers_11_cmp_eq00001 falling

  Data Path: comp_RF/registers_11_0 to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.410  comp_RF/registers_11_0 (comp_RF/registers_11_0)
     LUT3:I2->O            1   0.612   0.000  comp_RF/Mmux__varindex0000_83 (comp_RF/Mmux__varindex0000_83)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0000_6_f5_1 (comp_RF/Mmux__varindex0000_6_f52)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0000_5_f6_0 (comp_RF/Mmux__varindex0000_5_f61)
     MUXF7:I1->O           1   0.451   0.360  comp_RF/Mmux__varindex0000_4_f7 (comp_RF/Mmux__varindex0000_4_f7)
     LUT4:I3->O            4   0.612   0.529  comp_RF/crs1<0>1 (RF_ALU<0>)
     LUT3:I2->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     12.585ns (10.033ns logic, 2.552ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 37885 / 37
-------------------------------------------------------------------------
Delay:               16.905ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       salida_procesador<31> (PAD)

  Data Path: reset to salida_procesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           302   1.106   1.175  reset_IBUF (reset_IBUF)
     LUT3:I2->O            1   0.612   0.509  comp_MEMORIAINSTRUCCION/MIsalida<3>_SW1 (N227)
     LUT4:I0->O          256   0.612   1.285  comp_MEMORIAINSTRUCCION/MIsalida<3> (MEMORIAINSTRUCCION_MULTIPLE<3>)
     LUT3:I0->O            1   0.612   0.000  comp_RF/Mmux__varindex0001_7 (comp_RF/Mmux__varindex0001_7)
     MUXF5:I0->O           1   0.278   0.000  comp_RF/Mmux__varindex0001_5_f5 (comp_RF/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.451   0.000  comp_RF/Mmux__varindex0001_4_f6 (comp_RF/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.451   0.387  comp_RF/Mmux__varindex0001_3_f7 (comp_RF/Mmux__varindex0001_3_f7)
     LUT4_D:I2->O          3   0.612   0.520  comp_RF/crs2<0>1 (MULTIPLEXOR_ALU<0>)
     LUT3:I1->O            1   0.612   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_lut<0> (comp_ALU/Maddsub_salida_alu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<0> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<1> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<2> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<3> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<4> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<5> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<6> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<7> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<8> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<9> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<10> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<11> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<12> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<13> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<14> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<15> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<16> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<17> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<18> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<19> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<20> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<21> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<22> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<23> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<24> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<25> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<26> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<27> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<28> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<29> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  comp_ALU/Maddsub_salida_alu_addsub0000_cy<30> (comp_ALU/Maddsub_salida_alu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  comp_ALU/Maddsub_salida_alu_addsub0000_xor<31> (comp_ALU/salida_alu_addsub0000<31>)
     LUT4:I3->O           17   0.612   0.893  comp_ALU/salida_alu<31>119 (salida_procesador_31_OBUF)
     OBUF:I->O                 3.169          salida_procesador_31_OBUF (salida_procesador<31>)
    ----------------------------------------
    Total                     16.905ns (11.775ns logic, 5.130ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 58.32 secs
 
--> 

Total memory usage is 486284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  633 (   0 filtered)
Number of infos    :   12 (   0 filtered)

