#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 21:19:19 2024
# Process ID: 10300
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1
# Command line: vivado.exe -log Proyecto_1_sep_RAM_FREC_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proyecto_1_sep_RAM_FREC_0_0.tcl
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/Proyecto_1_sep_RAM_FREC_0_0.vds
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Proyecto_1_sep_RAM_FREC_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/ip 
Command: synth_design -top Proyecto_1_sep_RAM_FREC_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Proyecto_1_sep_RAM_FREC_0_0' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_RAM_FREC_0_0/synth/Proyecto_1_sep_RAM_FREC_0_0.vhd:101]
	Parameter C_S00_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter LENGTH_MAX bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RAM_FREC_v1_0' declared at 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:5' bound to instance 'U0' of component 'RAM_FREC_v1_0' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_RAM_FREC_0_0/synth/Proyecto_1_sep_RAM_FREC_0_0.vhd:218]
INFO: [Synth 8-638] synthesizing module 'RAM_FREC_v1_0' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:80]
	Parameter LENGTH_MAX bound to: 4 - type: integer 
	Parameter C_S00_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's00_axi_awid' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:33]
WARNING: [Synth 8-506] null port 's00_axi_wuser' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:49]
WARNING: [Synth 8-506] null port 's00_axi_bid' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:52]
WARNING: [Synth 8-506] null port 's00_axi_buser' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:54]
WARNING: [Synth 8-506] null port 's00_axi_arid' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:57]
WARNING: [Synth 8-506] null port 's00_axi_rid' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:70]
WARNING: [Synth 8-506] null port 's00_axi_ruser' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:74]
	Parameter LENGTH_MAX bound to: 4 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:99]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:115]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:118]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:120]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:123]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:136]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:140]
INFO: [Synth 8-3491] module 'RAM_FREC_v1_0_S00_AXI' declared at 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:5' bound to instance 'RAM_FREC_v1_0_S00_AXI_inst' of component 'RAM_FREC_v1_0_S00_AXI' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'RAM_FREC_v1_0_S00_AXI' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:168]
	Parameter LENGTH_MAX bound to: 4 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:40]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:86]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:95]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:100]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:109]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:148]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:158]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:175]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'RAM_FREC_v1_0_S00_AXI' (1#1) [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0_S00_AXI.vhd:168]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:165]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:181]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:184]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:186]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:189]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:202]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'RAM_FREC_v1_0' (2#1) [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ipshared/21d7/hdl/RAM_FREC_v1_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Proyecto_1_sep_RAM_FREC_0_0' (3#1) [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/ip/Proyecto_1_sep_RAM_FREC_0_0/synth/Proyecto_1_sep_RAM_FREC_0_0.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.105 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1059.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1139.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1139.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.680 ; gain = 80.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1144.371 ; gain = 85.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     3|
|3     |LUT2   |     5|
|4     |LUT3   |    11|
|5     |LUT4   |    27|
|6     |LUT5   |     6|
|7     |LUT6   |    20|
|8     |FDRE   |    50|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1151.133 ; gain = 11.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1151.133 ; gain = 92.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1162.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1164.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1164.070 ; gain = 104.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/Proyecto_1_sep_RAM_FREC_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Proyecto_1_sep_RAM_FREC_0_0, cache-ID = bd01bc271ad86a1b
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/Proyecto_1_sep_RAM_FREC_0_0_synth_1/Proyecto_1_sep_RAM_FREC_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proyecto_1_sep_RAM_FREC_0_0_utilization_synth.rpt -pb Proyecto_1_sep_RAM_FREC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 21:20:05 2024...
