// Seed: 3239110222
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply0 module_0,
    output wand id_4
);
  assign id_1 = -1;
  module_2 modCall_1 ();
  assign module_1._id_0 = 0;
  assign id_4 = 1 - -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_2 = 32'd27
) (
    output supply0 _id_0,
    output wand id_1,
    input wire _id_2,
    input supply0 id_3
);
  logic [id_0 : -1] id_5[(  id_2  ==  -1  ) : 1];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_3,
      id_1
  );
endmodule
module module_0;
  wire id_1;
  wire module_2;
  ;
  parameter id_2 = 1'b0;
  assign id_1 = id_2;
endmodule
