
always @(posedge clk) begin
    if (reset)
        q <= 4'b0000;
    else if (slowena) begin
        if (q == 4'b1001)
            q <= 4'b0000;
        else
            q <= q + 1'b1;
    end
end
endmodule