# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/FSM.vhd" \
"../../../../project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Selector.vhd" \
"../../../../project_2.srcs/sources_1/imports/2_Compteur_Impulsions/impulse_count_.vhd" \
"../../../../project_2.srcs/sources_1/imports/3_Decodeur_Machines_a_Etats/Top.vhd" \
"../../../../project_2.srcs/sim_1/imports/3_Decodeur_Machines_a_Etats/TB_Top.vhd" \

# Do not sort compile order
nosort
