module muxecp(a, b, sel, out);
	input a;
	input b;
	input sel;
	output reg out;
	
	if (self == 0)
		out = a;
	else
		out = b;
endmodule