library ieee;
use ieee.std_logic_1164.all;

entity MONOCYCLE_TOP is
	port(i_CLOCK : in std_logic;
		  i_RESET : in std_logic);
end entity MONOCYCLE_TOP;

