

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 14:26:04 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                              Modules                             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                              & Loops                             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ atax                                                            |     -|  0.00|     4262|  2.131e+04|         -|     4263|     -|        no|     -|  24 (~0%)|  24031 (~0%)|  43429 (3%)|    -|
    | + atax_Pipeline_VITIS_LOOP_69_1                                  |     -|  0.00|       40|    200.000|         -|       40|     -|        no|     -|         -|    343 (~0%)|   495 (~0%)|    -|
    |  o VITIS_LOOP_69_1                                               |     -|  3.65|       38|    190.000|         8|        1|    32|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_9_1                                   |     -|  2.33|       34|    170.000|         -|       34|     -|        no|     -|         -|      8 (~0%)|    50 (~0%)|    -|
    |  o VITIS_LOOP_9_1                                                |     -|  3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3  |     -|  0.00|     3843|  1.922e+04|         -|     3843|     -|        no|     -|  12 (~0%)|   2262 (~0%)|  8607 (~0%)|    -|
    |  o VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3               |    II|  3.65|     3841|  1.920e+04|        17|       15|   256|       yes|     -|         -|            -|           -|    -|
    | o VITIS_LOOP_14_2                                                |     -|  3.65|      376|  1.880e+03|        47|        -|     8|        no|     -|         -|            -|           -|    -|
    |  + atax_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4                 |     -|  0.00|       43|    215.000|         -|       43|     -|        no|     -|  12 (~0%)|   2343 (~0%)|  6798 (~0%)|    -|
    |   o VITIS_LOOP_15_3_VITIS_LOOP_16_4                              |     -|  3.65|       41|    205.000|        11|        1|    32|       yes|     -|         -|            -|           -|    -|
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_0_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3_3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_0_0_1   | 0x10   | 32    | W      | Data signal of A_0_0             |                                                                      |
| s_axi_control | A_0_0_2   | 0x14   | 32    | W      | Data signal of A_0_0             |                                                                      |
| s_axi_control | A_0_1_1   | 0x1c   | 32    | W      | Data signal of A_0_1             |                                                                      |
| s_axi_control | A_0_1_2   | 0x20   | 32    | W      | Data signal of A_0_1             |                                                                      |
| s_axi_control | A_0_2_1   | 0x28   | 32    | W      | Data signal of A_0_2             |                                                                      |
| s_axi_control | A_0_2_2   | 0x2c   | 32    | W      | Data signal of A_0_2             |                                                                      |
| s_axi_control | A_0_3_1   | 0x34   | 32    | W      | Data signal of A_0_3             |                                                                      |
| s_axi_control | A_0_3_2   | 0x38   | 32    | W      | Data signal of A_0_3             |                                                                      |
| s_axi_control | A_1_0_1   | 0x40   | 32    | W      | Data signal of A_1_0             |                                                                      |
| s_axi_control | A_1_0_2   | 0x44   | 32    | W      | Data signal of A_1_0             |                                                                      |
| s_axi_control | A_1_1_1   | 0x4c   | 32    | W      | Data signal of A_1_1             |                                                                      |
| s_axi_control | A_1_1_2   | 0x50   | 32    | W      | Data signal of A_1_1             |                                                                      |
| s_axi_control | A_1_2_1   | 0x58   | 32    | W      | Data signal of A_1_2             |                                                                      |
| s_axi_control | A_1_2_2   | 0x5c   | 32    | W      | Data signal of A_1_2             |                                                                      |
| s_axi_control | A_1_3_1   | 0x64   | 32    | W      | Data signal of A_1_3             |                                                                      |
| s_axi_control | A_1_3_2   | 0x68   | 32    | W      | Data signal of A_1_3             |                                                                      |
| s_axi_control | A_2_0_1   | 0x70   | 32    | W      | Data signal of A_2_0             |                                                                      |
| s_axi_control | A_2_0_2   | 0x74   | 32    | W      | Data signal of A_2_0             |                                                                      |
| s_axi_control | A_2_1_1   | 0x7c   | 32    | W      | Data signal of A_2_1             |                                                                      |
| s_axi_control | A_2_1_2   | 0x80   | 32    | W      | Data signal of A_2_1             |                                                                      |
| s_axi_control | A_2_2_1   | 0x88   | 32    | W      | Data signal of A_2_2             |                                                                      |
| s_axi_control | A_2_2_2   | 0x8c   | 32    | W      | Data signal of A_2_2             |                                                                      |
| s_axi_control | A_2_3_1   | 0x94   | 32    | W      | Data signal of A_2_3             |                                                                      |
| s_axi_control | A_2_3_2   | 0x98   | 32    | W      | Data signal of A_2_3             |                                                                      |
| s_axi_control | A_3_0_1   | 0xa0   | 32    | W      | Data signal of A_3_0             |                                                                      |
| s_axi_control | A_3_0_2   | 0xa4   | 32    | W      | Data signal of A_3_0             |                                                                      |
| s_axi_control | A_3_1_1   | 0xac   | 32    | W      | Data signal of A_3_1             |                                                                      |
| s_axi_control | A_3_1_2   | 0xb0   | 32    | W      | Data signal of A_3_1             |                                                                      |
| s_axi_control | A_3_2_1   | 0xb8   | 32    | W      | Data signal of A_3_2             |                                                                      |
| s_axi_control | A_3_2_2   | 0xbc   | 32    | W      | Data signal of A_3_2             |                                                                      |
| s_axi_control | A_3_3_1   | 0xc4   | 32    | W      | Data signal of A_3_3             |                                                                      |
| s_axi_control | A_3_3_2   | 0xc8   | 32    | W      | Data signal of A_3_3             |                                                                      |
| s_axi_control | x_0_1     | 0xd0   | 32    | W      | Data signal of x_0               |                                                                      |
| s_axi_control | x_0_2     | 0xd4   | 32    | W      | Data signal of x_0               |                                                                      |
| s_axi_control | x_1_1     | 0xdc   | 32    | W      | Data signal of x_1               |                                                                      |
| s_axi_control | x_1_2     | 0xe0   | 32    | W      | Data signal of x_1               |                                                                      |
| s_axi_control | x_2_1     | 0xe8   | 32    | W      | Data signal of x_2               |                                                                      |
| s_axi_control | x_2_2     | 0xec   | 32    | W      | Data signal of x_2               |                                                                      |
| s_axi_control | x_3_1     | 0xf4   | 32    | W      | Data signal of x_3               |                                                                      |
| s_axi_control | x_3_2     | 0xf8   | 32    | W      | Data signal of x_3               |                                                                      |
| s_axi_control | y_out_0_1 | 0x100  | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_0_2 | 0x104  | 32    | W      | Data signal of y_out_0           |                                                                      |
| s_axi_control | y_out_1_1 | 0x10c  | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_1_2 | 0x110  | 32    | W      | Data signal of y_out_1           |                                                                      |
| s_axi_control | y_out_2_1 | 0x118  | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_2_2 | 0x11c  | 32    | W      | Data signal of y_out_2           |                                                                      |
| s_axi_control | y_out_3_1 | 0x124  | 32    | W      | Data signal of y_out_3           |                                                                      |
| s_axi_control | y_out_3_2 | 0x128  | 32    | W      | Data signal of y_out_3           |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| x        | inout     | int*     |
| y_out    | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+
| Argument | HW Interface   | HW Type   | HW Usage |
+----------+----------------+-----------+----------+
| A        | m_axi_gmem_0_0 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_0_1 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_0_2 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_0_3 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_1_0 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_1_1 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_1_2 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_1_3 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_2_0 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_2_1 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_2_2 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_2_3 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_3_0 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_3_1 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_3_2 | interface |          |
| A        | s_axi_control  | interface | offset   |
| A        | m_axi_gmem_3_3 | interface |          |
| A        | s_axi_control  | interface | offset   |
| x        | m_axi_gmem_0   | interface |          |
| x        | s_axi_control  | interface | offset   |
| x        | m_axi_gmem_1   | interface |          |
| x        | s_axi_control  | interface | offset   |
| x        | m_axi_gmem_2   | interface |          |
| x        | s_axi_control  | interface | offset   |
| x        | m_axi_gmem_3   | interface |          |
| x        | s_axi_control  | interface | offset   |
| y_out    | m_axi_gmem_0   | interface |          |
| y_out    | s_axi_control  | interface | offset   |
| y_out    | m_axi_gmem_1   | interface |          |
| y_out    | s_axi_control  | interface | offset   |
| y_out    | m_axi_gmem_2   | interface |          |
| y_out    | s_axi_control  | interface | offset   |
| y_out    | m_axi_gmem_3   | interface |          |
| y_out    | s_axi_control  | interface | offset   |
+----------+----------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+----------------+----------+-----------------+-------------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface   | Variable | Loop            | Problem                                   | Resolution | Location                                                                           |
+----------------+----------+-----------------+-------------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem_2   | y_out_2  | VITIS_LOOP_69_1 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:69:19 |
| m_axi_gmem_1   | y_out_1  | VITIS_LOOP_69_1 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:69:19 |
| m_axi_gmem_0   | y_out_0  | VITIS_LOOP_69_1 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:69:19 |
| m_axi_gmem_3   | y_out_3  | VITIS_LOOP_69_1 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:69:19 |
| m_axi_gmem_0_0 | A_0_0    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_1_0 | A_1_0    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_2_0 | A_2_0    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_3_0 | A_3_0    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_0   | x_0      | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_0_1 | A_0_1    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_1_1 | A_1_1    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_2_1 | A_2_1    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_3_1 | A_3_1    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_1   | x_1      | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_0_2 | A_0_2    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_1_2 | A_1_2    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_2_2 | A_2_2    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_3_2 | A_3_2    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_2   | x_2      | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_0_3 | A_0_3    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_1_3 | A_1_3    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_2_3 | A_2_3    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_3_3 | A_3_3    | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_3   | x_3      | VITIS_LOOP_16_4 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:16:38 |
| m_axi_gmem_0   | y_out_0  | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_1   | y_out_1  | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_2   | y_out_2  | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_3   | y_out_3  | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_0_0 | A_0_0    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_0_1 | A_0_1    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_0_2 | A_0_2    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_0_3 | A_0_3    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_1_0 | A_1_0    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_1_1 | A_1_1    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_1_2 | A_1_2    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_1_3 | A_1_3    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_2_0 | A_2_0    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_2_1 | A_2_1    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_2_2 | A_2_2    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_2_3 | A_2_3    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_3_0 | A_3_0    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_3_1 | A_3_1    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_3_2 | A_3_2    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_3_3 | A_3_3    | VITIS_LOOP_40_3 | Stride is incompatible                    | 214-230    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_2   | y_out_2  | VITIS_LOOP_40_3 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_1   | y_out_1  | VITIS_LOOP_40_3 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_0   | y_out_0  | VITIS_LOOP_40_3 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
| m_axi_gmem_3   | y_out_3  | VITIS_LOOP_40_3 | Access store is in the conditional branch | 214-232    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:40:38 |
+----------------+----------+-----------------+-------------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                             | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + atax                                                           | 24  |        |            |     |        |         |
|   add_ln14_fu_741_p2                                             | -   |        | add_ln14   | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_69_1                                 | 0   |        |            |     |        |         |
|    add_ln69_fu_230_p2                                            | -   |        | add_ln69   | add | fabric | 0       |
|    add_ln71_fu_258_p2                                            | -   |        | add_ln71   | add | fabric | 0       |
|    add_ln71_1_fu_264_p2                                          | -   |        | add_ln71_1 | add | fabric | 0       |
|    add_ln71_2_fu_270_p2                                          | -   |        | add_ln71_2 | add | fabric | 0       |
|    add_ln71_3_fu_276_p2                                          | -   |        | add_ln71_3 | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_9_1                                  | 0   |        |            |     |        |         |
|    add_ln9_fu_118_p2                                             | -   |        | add_ln9    | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3 | 12  |        |            |     |        |         |
|    add_ln38_fu_1117_p2                                           | -   |        | add_ln38   | add | fabric | 0       |
|    add_ln38_5_fu_1140_p2                                         | -   |        | add_ln38_5 | add | fabric | 0       |
|    add_ln38_1_fu_1162_p2                                         | -   |        | add_ln38_1 | add | fabric | 0       |
|    add_ln38_2_fu_1182_p2                                         | -   |        | add_ln38_2 | add | fabric | 0       |
|    add_ln38_3_fu_1202_p2                                         | -   |        | add_ln38_3 | add | fabric | 0       |
|    add_ln38_4_fu_1222_p2                                         | -   |        | add_ln38_4 | add | fabric | 0       |
|    p_mid1369_fu_1242_p2                                          | -   |        | p_mid1369  | add | fabric | 0       |
|    p_mid1373_fu_1248_p2                                          | -   |        | p_mid1373  | add | fabric | 0       |
|    p_mid1377_fu_1254_p2                                          | -   |        | p_mid1377  | add | fabric | 0       |
|    p_mid1381_fu_1260_p2                                          | -   |        | p_mid1381  | add | fabric | 0       |
|    p_mid1419_fu_1346_p2                                          | -   |        | p_mid1419  | add | fabric | 0       |
|    p_mid1423_fu_1352_p2                                          | -   |        | p_mid1423  | add | fabric | 0       |
|    p_mid1427_fu_1358_p2                                          | -   |        | p_mid1427  | add | fabric | 0       |
|    p_mid1431_fu_1364_p2                                          | -   |        | p_mid1431  | add | fabric | 0       |
|    p_mid1469_fu_1442_p2                                          | -   |        | p_mid1469  | add | fabric | 0       |
|    p_mid1473_fu_1448_p2                                          | -   |        | p_mid1473  | add | fabric | 0       |
|    p_mid1477_fu_1454_p2                                          | -   |        | p_mid1477  | add | fabric | 0       |
|    p_mid1481_fu_1460_p2                                          | -   |        | p_mid1481  | add | fabric | 0       |
|    p_mid1519_fu_1538_p2                                          | -   |        | p_mid1519  | add | fabric | 0       |
|    p_mid1523_fu_1544_p2                                          | -   |        | p_mid1523  | add | fabric | 0       |
|    p_mid1527_fu_1550_p2                                          | -   |        | p_mid1527  | add | fabric | 0       |
|    p_mid1531_fu_1556_p2                                          | -   |        | p_mid1531  | add | fabric | 0       |
|    add_ln39_fu_1652_p2                                           | -   |        | add_ln39   | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U78                                        | 3   |        | mul_ln47   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U80                                        | 3   |        | mul_ln47_1 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U82                                        | 3   |        | mul_ln47_2 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U84                                        | 3   |        | mul_ln47_3 | mul | auto   | 0       |
|    add_ln40_fu_2390_p2                                           | -   |        | add_ln40   | add | fabric | 0       |
|    add_ln39_1_fu_2396_p2                                         | -   |        | add_ln39_1 | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4                 | 12  |        |            |     |        |         |
|    empty_fu_703_p2                                               | -   |        | empty      | add | fabric | 0       |
|    empty_81_fu_709_p2                                            | -   |        | empty_81   | add | fabric | 0       |
|    empty_82_fu_715_p2                                            | -   |        | empty_82   | add | fabric | 0       |
|    empty_83_fu_721_p2                                            | -   |        | empty_83   | add | fabric | 0       |
|    add_ln15_fu_1125_p2                                           | -   |        | add_ln15   | add | fabric | 0       |
|    add_ln15_1_fu_1148_p2                                         | -   |        | add_ln15_1 | add | fabric | 0       |
|    p_mid1_fu_1158_p2                                             | -   |        | p_mid1     | add | fabric | 0       |
|    p_mid181_fu_1164_p2                                           | -   |        | p_mid181   | add | fabric | 0       |
|    p_mid183_fu_1170_p2                                           | -   |        | p_mid183   | add | fabric | 0       |
|    p_mid185_fu_1176_p2                                           | -   |        | p_mid185   | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U18                                        | 3   |        | mul_ln23   | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U20                                        | 3   |        | mul_ln23_1 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U22                                        | 3   |        | mul_ln23_2 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U24                                        | 3   |        | mul_ln23_3 | mul | auto   | 0       |
|    add_ln16_fu_1946_p2                                           | -   |        | add_ln16   | add | fabric | 0       |
+------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + atax     | 0    | 0    |        |          |         |      |         |
|   temp_U   | -    | -    |        | temp     | ram_1p  | auto | 1       |
|   temp_1_U | -    | -    |        | temp_1   | ram_1p  | auto | 1       |
|   temp_2_U | -    | -    |        | temp_2   | ram_1p  | auto | 1       |
|   temp_3_U | -    | -    |        | temp_3   | ram_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+--------------------------------------------------------------+
| Type            | Options                                   | Location                                                     |
+-----------------+-------------------------------------------+--------------------------------------------------------------+
| inline          |                                           | ../atax/generate/atax.cpp:4 in compute_ax_tiled              |
| array_partition | variable=A cyclic factor=4 dim=2          | ../atax/generate/atax.cpp:5 in compute_ax_tiled, A           |
| array_partition | variable=x cyclic factor=4 dim=1          | ../atax/generate/atax.cpp:6 in compute_ax_tiled, x           |
| array_partition | variable=temp cyclic factor=4 dim=1       | ../atax/generate/atax.cpp:7 in compute_ax_tiled, temp        |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:10 in compute_ax_tiled             |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:17 in compute_ax_tiled             |
| unroll          |                                           | ../atax/generate/atax.cpp:21 in compute_ax_tiled             |
| inline          |                                           | ../atax/generate/atax.cpp:33 in compute_at_temp_tiled        |
| array_partition | variable=A cyclic factor=4 dim=1          | ../atax/generate/atax.cpp:34 in compute_at_temp_tiled, A     |
| array_partition | variable=temp cyclic factor=4 dim=1       | ../atax/generate/atax.cpp:35 in compute_at_temp_tiled, temp  |
| array_partition | variable=y_out cyclic factor=4 dim=1      | ../atax/generate/atax.cpp:36 in compute_at_temp_tiled, y_out |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:41 in compute_at_temp_tiled        |
| unroll          |                                           | ../atax/generate/atax.cpp:45 in compute_at_temp_tiled        |
| interface       | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:57 in atax, A                      |
| interface       | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:58 in atax, x                      |
| interface       | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:59 in atax, y_out                  |
| interface       | s_axilite port=A bundle=control           | ../atax/generate/atax.cpp:60 in atax, A                      |
| interface       | s_axilite port=x bundle=control           | ../atax/generate/atax.cpp:61 in atax, x                      |
| interface       | s_axilite port=y_out bundle=control       | ../atax/generate/atax.cpp:62 in atax, y_out                  |
| interface       | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:63 in atax, return                 |
| array_partition | variable=temp cyclic factor=4 dim=1       | ../atax/generate/atax.cpp:66 in atax, temp                   |
| pipeline        | II=1                                      | ../atax/generate/atax.cpp:70 in atax                         |
+-----------------+-------------------------------------------+--------------------------------------------------------------+


