INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_Core/DSD_core.srcs/sim_1/new/reg_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module_tb
