m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/simulation/modelsim
vfull_subtractor
Z1 !s110 1695098857
!i10b 1
!s100 3hQ]8IJanGRimHKCc[_Ge1
I8QRZQVZ[=ijgbfdFY22Xz2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1695098223
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor.v
L0 8
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1695098857.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor}
Z12 tCvgOpt 0
vfull_subtractor_test
!s110 1695098858
!i10b 1
!s100 O>7oD0NhC?f>C1d8RWgc@1
IKRka;PY5goJ0HN:kaDLCO2
R2
R0
w1695098585
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v
L0 1
R6
r1
!s85 0
31
!s108 1695098858.000000
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/full_subtractor/full_subtractor_test.v|
!i113 1
R10
R11
R12
vhalf_subtractor
R1
!i10b 1
!s100 mRP1U_i?G]RFe:OUOAEic2
Inn^3d[ll0EYzO<>Vi4gQf3
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
