<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3445" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3445{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3445{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3445{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3445{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3445{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_3445{left:70px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3445{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t8_3445{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3445{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3445{left:70px;bottom:979px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tb_3445{left:70px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#tc_3445{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#td_3445{left:70px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_3445{left:70px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_3445{left:70px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tg_3445{left:70px;bottom:863px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#th_3445{left:181px;bottom:863px;letter-spacing:-0.09px;}
#ti_3445{left:193px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_3445{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3445{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tl_3445{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3445{left:70px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3445{left:70px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#to_3445{left:70px;bottom:721px;letter-spacing:0.13px;}
#tp_3445{left:152px;bottom:721px;letter-spacing:0.16px;word-spacing:0.01px;}
#tq_3445{left:70px;bottom:697px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tr_3445{left:70px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_3445{left:70px;bottom:663px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tt_3445{left:70px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3445{left:70px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3445{left:70px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_3445{left:70px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tx_3445{left:70px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#ty_3445{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3445{left:70px;bottom:479px;letter-spacing:0.16px;}
#t10_3445{left:151px;bottom:479px;letter-spacing:0.21px;word-spacing:0.02px;}
#t11_3445{left:70px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t12_3445{left:70px;bottom:437px;letter-spacing:-0.12px;}
#t13_3445{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t14_3445{left:70px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3445{left:70px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3445{left:70px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3445{left:339px;bottom:318px;letter-spacing:0.12px;word-spacing:0.02px;}
#t18_3445{left:425px;bottom:318px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t19_3445{left:76px;bottom:295px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t1a_3445{left:272px;bottom:295px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1b_3445{left:411px;bottom:295px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1c_3445{left:550px;bottom:295px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1d_3445{left:718px;bottom:295px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1e_3445{left:76px;bottom:270px;letter-spacing:-0.1px;}
#t1f_3445{left:271px;bottom:270px;letter-spacing:-0.12px;}
#t1g_3445{left:411px;bottom:270px;letter-spacing:-0.16px;}
#t1h_3445{left:550px;bottom:270px;letter-spacing:-0.13px;}
#t1i_3445{left:718px;bottom:270px;letter-spacing:-0.1px;}
#t1j_3445{left:76px;bottom:246px;letter-spacing:-0.12px;}
#t1k_3445{left:272px;bottom:246px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_3445{left:411px;bottom:246px;letter-spacing:-0.11px;}
#t1m_3445{left:550px;bottom:246px;letter-spacing:-0.1px;}
#t1n_3445{left:718px;bottom:246px;}
#t1o_3445{left:76px;bottom:221px;letter-spacing:-0.11px;}
#t1p_3445{left:76px;bottom:205px;letter-spacing:-0.11px;}
#t1q_3445{left:272px;bottom:221px;letter-spacing:-0.18px;}
#t1r_3445{left:411px;bottom:221px;letter-spacing:-0.18px;}
#t1s_3445{left:550px;bottom:221px;letter-spacing:-0.14px;}
#t1t_3445{left:718px;bottom:221px;letter-spacing:-0.14px;}
#t1u_3445{left:76px;bottom:180px;letter-spacing:-0.1px;}
#t1v_3445{left:272px;bottom:180px;letter-spacing:-0.11px;}
#t1w_3445{left:272px;bottom:163px;letter-spacing:-0.12px;}
#t1x_3445{left:411px;bottom:180px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_3445{left:411px;bottom:163px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_3445{left:550px;bottom:180px;letter-spacing:-0.11px;}
#t20_3445{left:550px;bottom:163px;letter-spacing:-0.11px;}
#t21_3445{left:550px;bottom:147px;letter-spacing:-0.1px;}
#t22_3445{left:718px;bottom:180px;letter-spacing:-0.11px;}
#t23_3445{left:718px;bottom:163px;letter-spacing:-0.12px;}

.s1_3445{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3445{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3445{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3445{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_3445{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3445{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3445{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3445{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3445{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3445" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3445Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3445" style="-webkit-user-select: none;"><object width="935" height="1210" data="3445/3445.svg" type="image/svg+xml" id="pdf3445" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3445" class="t s1_3445">Vol. 3A </span><span id="t2_3445" class="t s1_3445">12-9 </span>
<span id="t3_3445" class="t s2_3445">MEMORY CACHE CONTROL </span>
<span id="t4_3445" class="t s3_3445">lines in the processor's L2 and L3 caches and L1 data cache. Therefore, systems should use write-combining </span>
<span id="t5_3445" class="t s3_3445">memory for frame buffers whenever possible. </span>
<span id="t6_3445" class="t s3_3445">Software can use page-level cache control, to assign appropriate effective memory types when software will not </span>
<span id="t7_3445" class="t s3_3445">access data structures in ways that benefit from write-back caching. For example, software may read a large data </span>
<span id="t8_3445" class="t s3_3445">structure once and not access the structure again until the structure is rewritten by another agent. Such a large </span>
<span id="t9_3445" class="t s3_3445">data structure should be marked as uncacheable, or reading it will evict cached lines that the processor will be </span>
<span id="ta_3445" class="t s3_3445">referencing again. </span>
<span id="tb_3445" class="t s3_3445">A similar example would be a write-only data structure that is written to (to export the data to another agent), but </span>
<span id="tc_3445" class="t s3_3445">never read by software. Such a structure can be marked as uncacheable, because software never reads the values </span>
<span id="td_3445" class="t s3_3445">that it writes (though as uncacheable memory, it will be written using partial writes, while as write-back memory, </span>
<span id="te_3445" class="t s3_3445">it will be written using line writes, which may not occur until the other agent reads the structure and triggers </span>
<span id="tf_3445" class="t s3_3445">implicit write-backs). </span>
<span id="tg_3445" class="t s3_3445">On the Pentium </span><span id="th_3445" class="t s4_3445">III</span><span id="ti_3445" class="t s3_3445">, Pentium 4, and more recent processors, new instructions are provided that give software </span>
<span id="tj_3445" class="t s3_3445">greater control over the caching, prefetching, and the write-back characteristics of data. These instructions allow </span>
<span id="tk_3445" class="t s3_3445">software to use weakly ordered or processor ordered memory types to improve processor performance, but when </span>
<span id="tl_3445" class="t s3_3445">necessary to force strong ordering on memory reads and/or writes. They also allow software greater control over </span>
<span id="tm_3445" class="t s3_3445">the caching of data. For a description of these instructions and their intended use, see Section 12.5.5, “Cache </span>
<span id="tn_3445" class="t s3_3445">Management Instructions.” </span>
<span id="to_3445" class="t s5_3445">12.3.3 </span><span id="tp_3445" class="t s5_3445">Code Fetches in Uncacheable Memory </span>
<span id="tq_3445" class="t s3_3445">Programs may execute code from uncacheable (UC) memory, but the implications are different from accessing </span>
<span id="tr_3445" class="t s3_3445">data in UC memory. When doing code fetches, the processor never transitions from cacheable code to UC code </span>
<span id="ts_3445" class="t s3_3445">speculatively. It also never speculatively fetches branch targets that result in UC code. </span>
<span id="tt_3445" class="t s3_3445">The processor may fetch the same UC cache line multiple times in order to decode an instruction once. It may </span>
<span id="tu_3445" class="t s3_3445">decode consecutive UC instructions in a cacheline without fetching between each instruction. It may also fetch </span>
<span id="tv_3445" class="t s3_3445">additional cachelines from the same or a consecutive 4-KByte page in order to decode one non-speculative UC </span>
<span id="tw_3445" class="t s3_3445">instruction (this can be true even when the instruction is contained fully in one line). </span>
<span id="tx_3445" class="t s3_3445">Because of the above and because cacheline sizes may change in future processors, software should avoid placing </span>
<span id="ty_3445" class="t s3_3445">memory-mapped I/O with read side effects in the same page or in a subsequent page used to execute UC code. </span>
<span id="tz_3445" class="t s6_3445">12.4 </span><span id="t10_3445" class="t s6_3445">CACHE CONTROL PROTOCOL </span>
<span id="t11_3445" class="t s3_3445">The following section describes the cache control protocol currently defined for the Intel 64 and IA-32 architec- </span>
<span id="t12_3445" class="t s3_3445">tures. </span>
<span id="t13_3445" class="t s3_3445">In the L1 data cache and in the L2/L3 unified caches, the MESI (modified, exclusive, shared, invalid) cache protocol </span>
<span id="t14_3445" class="t s3_3445">maintains consistency with caches of other processors. The L1 data cache and the L2/L3 unified caches have two </span>
<span id="t15_3445" class="t s3_3445">MESI status flags per cache line. Each line can be marked as being in one of the states defined in Table 12-4. In </span>
<span id="t16_3445" class="t s3_3445">general, the operation of the MESI protocol is transparent to programs. </span>
<span id="t17_3445" class="t s7_3445">Table 12-4. </span><span id="t18_3445" class="t s7_3445">MESI Cache Line States </span>
<span id="t19_3445" class="t s8_3445">Cache Line State </span><span id="t1a_3445" class="t s8_3445">M (Modified) </span><span id="t1b_3445" class="t s8_3445">E (Exclusive) </span><span id="t1c_3445" class="t s8_3445">S (Shared) </span><span id="t1d_3445" class="t s8_3445">I (Invalid) </span>
<span id="t1e_3445" class="t s9_3445">This cache line is valid? </span><span id="t1f_3445" class="t s9_3445">Yes </span><span id="t1g_3445" class="t s9_3445">Yes </span><span id="t1h_3445" class="t s9_3445">Yes </span><span id="t1i_3445" class="t s9_3445">No </span>
<span id="t1j_3445" class="t s9_3445">The memory copy is… </span><span id="t1k_3445" class="t s9_3445">Out of date </span><span id="t1l_3445" class="t s9_3445">Valid </span><span id="t1m_3445" class="t s9_3445">Valid </span><span id="t1n_3445" class="t s9_3445">— </span>
<span id="t1o_3445" class="t s9_3445">Copies exist in caches of other </span>
<span id="t1p_3445" class="t s9_3445">processors? </span>
<span id="t1q_3445" class="t s9_3445">No </span><span id="t1r_3445" class="t s9_3445">No </span><span id="t1s_3445" class="t s9_3445">Maybe </span><span id="t1t_3445" class="t s9_3445">Maybe </span>
<span id="t1u_3445" class="t s9_3445">A write to this line … </span><span id="t1v_3445" class="t s9_3445">Does not go to the </span>
<span id="t1w_3445" class="t s9_3445">system bus. </span>
<span id="t1x_3445" class="t s9_3445">Does not go to the </span>
<span id="t1y_3445" class="t s9_3445">system bus. </span>
<span id="t1z_3445" class="t s9_3445">Causes the processor to </span>
<span id="t20_3445" class="t s9_3445">gain exclusive ownership </span>
<span id="t21_3445" class="t s9_3445">of the line. </span>
<span id="t22_3445" class="t s9_3445">Goes directly to the </span>
<span id="t23_3445" class="t s9_3445">system bus. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
