Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 20 23:44:28 2024
| Host         : DESKTOP-1I6S9IF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file state_mashine_timing_summary_routed.rpt -pb state_mashine_timing_summary_routed.pb -rpx state_mashine_timing_summary_routed.rpx -warn_on_violation
| Design       : state_mashine
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_txd_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.765ns  (logic 3.099ns (65.050%)  route 1.665ns (34.950%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  r_txd_reg/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r_txd_reg/Q
                         net (fo=1, routed)           1.665     2.121    txd_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.643     4.765 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.765    txd
    N17                                                               r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            data_actual_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.100ns  (logic 1.096ns (35.360%)  route 2.004ns (64.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  send (IN)
                         net (fo=0)                   0.000     0.000    send
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  send_IBUF_inst/O
                         net (fo=5, routed)           1.455     2.427    send_IBUF
    SLICE_X42Y4          LUT4 (Prop_lut4_I0_O)        0.124     2.551 r  data_actual[1]_i_1/O
                         net (fo=2, routed)           0.549     3.100    data_actual[1]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            data_actual_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.100ns  (logic 1.096ns (35.360%)  route 2.004ns (64.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  send (IN)
                         net (fo=0)                   0.000     0.000    send
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  send_IBUF_inst/O
                         net (fo=5, routed)           1.455     2.427    send_IBUF
    SLICE_X42Y4          LUT4 (Prop_lut4_I0_O)        0.124     2.551 r  data_actual[1]_i_1/O
                         net (fo=2, routed)           0.549     3.100    data_actual[1]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            r_txd_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.060ns (36.282%)  route 1.861ns (63.718%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  rst_IBUF_inst/O
                         net (fo=6, routed)           1.271     2.206    rst_IBUF
    SLICE_X43Y4          LUT3 (Prop_lut3_I2_O)        0.124     2.330 r  r_txd_i_1/O
                         net (fo=1, routed)           0.591     2.921    r_txd_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  r_txd_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.502ns  (logic 1.060ns (42.350%)  route 1.443ns (57.650%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rst_IBUF_inst/O
                         net (fo=6, routed)           1.443     2.378    rst_IBUF
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     2.502 r  cnt_i_1/O
                         net (fo=1, routed)           0.000     2.502    cnt_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  cnt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.489ns  (logic 1.096ns (44.043%)  route 1.393ns (55.957%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  send (IN)
                         net (fo=0)                   0.000     0.000    send
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  send_IBUF_inst/O
                         net (fo=5, routed)           1.393     2.365    send_IBUF
    SLICE_X42Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.489 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.489    FSM_onehot_state[2]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 1.122ns (48.498%)  route 1.192ns (51.502%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  send (IN)
                         net (fo=0)                   0.000     0.000    send
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  send_IBUF_inst/O
                         net (fo=5, routed)           1.192     2.164    send_IBUF
    SLICE_X42Y4          LUT5 (Prop_lut5_I2_O)        0.150     2.314 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.314    FSM_onehot_state[1]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.288ns  (logic 1.096ns (47.913%)  route 1.192ns (52.087%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  send (IN)
                         net (fo=0)                   0.000     0.000    send
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  send_IBUF_inst/O
                         net (fo=5, routed)           1.192     2.164    send_IBUF
    SLICE_X42Y4          LUT5 (Prop_lut5_I2_O)        0.124     2.288 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.288    FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            previous_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.902ns  (logic 0.972ns (51.117%)  route 0.930ns (48.883%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  send (IN)
                         net (fo=0)                   0.000     0.000    send
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  send_IBUF_inst/O
                         net (fo=5, routed)           0.930     1.902    send_IBUF
    SLICE_X42Y4          FDRE                                         r  previous_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            data_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.901ns  (logic 0.950ns (49.975%)  route 0.951ns (50.025%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.951     1.901    data_IBUF[0]
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_txd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  cnt_reg/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg/Q
                         net (fo=2, routed)           0.062     0.226    cnt__0
    SLICE_X43Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.271 r  r_txd_i_2/O
                         net (fo=1, routed)           0.000     0.271    r_txd_i_2_n_0
    SLICE_X43Y4          FDRE                                         r  r_txd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.246ns (74.266%)  route 0.085ns (25.734%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.085     0.233    FSM_onehot_state_reg_n_0_[1]
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.098     0.331 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.331    FSM_onehot_state[2]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.534%)  route 0.174ns (45.466%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.174     0.338    cnt
    SLICE_X42Y4          LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  cnt_i_1/O
                         net (fo=1, routed)           0.000     0.383    cnt_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  cnt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.043     0.393 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    FSM_onehot_state[1]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.186     0.350    FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.395 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            data_actual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.168ns (31.124%)  route 0.371ns (68.876%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.371     0.538    data_IBUF[1]
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 previous_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_actual_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.247ns (44.830%)  route 0.304ns (55.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  previous_send_reg/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  previous_send_reg/Q
                         net (fo=4, routed)           0.113     0.261    previous_send
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.099     0.360 r  data_actual[1]_i_1/O
                         net (fo=2, routed)           0.191     0.551    data_actual[1]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 previous_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_actual_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.247ns (44.830%)  route 0.304ns (55.170%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  previous_send_reg/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  previous_send_reg/Q
                         net (fo=4, routed)           0.113     0.261    previous_send
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.099     0.360 r  data_actual[1]_i_1/O
                         net (fo=2, routed)           0.191     0.551    data_actual[1]_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            data_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.179ns (32.360%)  route 0.374ns (67.640%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.374     0.553    data_IBUF[0]
    SLICE_X43Y3          FDRE                                         r  data_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_txd_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.209ns (37.330%)  route 0.351ns (62.670%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.158     0.322    cnt
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.367 r  r_txd_i_1/O
                         net (fo=1, routed)           0.193     0.560    r_txd_i_1_n_0
    SLICE_X43Y4          FDRE                                         r  r_txd_reg/CE
  -------------------------------------------------------------------    -------------------





