// Seed: 2994848521
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7,
    output uwire id_8
    , id_12,
    output wand id_9,
    input tri0 id_10
);
  wire id_13;
  wire id_14;
  module_0(
      id_8, id_10
  );
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    output wor id_5,
    inout tri1 id_6,
    input supply0 id_7
    , id_15,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    inout uwire id_11,
    input supply0 id_12,
    input uwire id_13
);
  assign id_15 = id_10;
  xor (id_11, id_6, id_15, id_9, id_0, id_8, id_12, id_4, id_10, id_7, id_13);
  module_0(
      id_6, id_11
  );
endmodule
