{"schemaVersion":{"minor":3,"patch":0,"major":0},"topicSections":[{"title":"Initializers","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/init(from:)"]},{"title":"Instance Properties","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/hashValue"]},{"title":"Instance Methods","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/encode(to:)"]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"]]},"metadata":{"roleHeading":"API Collection","role":"collectionGroup","title":"RawRepresentable Implementations","modules":[{"name":"VHDLParsing"}]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/vectorliteral\/rawrepresentable-implementations"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/RawRepresentable-Implementations"},"sections":[],"kind":"article","references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/init(from:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"from","kind":"externalParam"},{"text":": any ","kind":"text"},{"text":"Decoder","preciseIdentifier":"s:s7DecoderP","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"throws","kind":"keyword"}],"abstract":[],"conformance":{"constraints":[{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"code":"Decodable","type":"codeVoice"},{"text":", ","type":"text"},{"code":"Self","type":"codeVoice"},{"text":" conforms to ","type":"text"},{"code":"RawRepresentable","type":"codeVoice"},{"text":", and ","type":"text"},{"code":"RawValue","type":"codeVoice"},{"text":" is ","type":"text"},{"code":"String","type":"codeVoice"},{"text":".","type":"text"}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"conformancePrefix":[{"type":"text","text":"Conforms when"}]},"type":"topic","title":"init(from:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/init(from:)","url":"\/documentation\/vhdlparsing\/vectorliteral\/init(from:)","role":"symbol","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/encode(to:)":{"url":"\/documentation\/vhdlparsing\/vectorliteral\/encode(to:)","title":"encode(to:)","conformance":{"conformancePrefix":[{"type":"text","text":"Conforms when"}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"constraints":[{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"Encodable"},{"type":"text","text":", "},{"type":"codeVoice","code":"Self"},{"type":"text","text":" conforms to "},{"type":"codeVoice","code":"RawRepresentable"},{"type":"text","text":", and "},{"type":"codeVoice","code":"RawValue"},{"type":"text","text":" is "},{"type":"codeVoice","code":"String"},{"type":"text","text":"."}]},"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/encode(to:)","abstract":[],"type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"encode"},{"kind":"text","text":"("},{"kind":"externalParam","text":"to"},{"kind":"text","text":": any "},{"kind":"typeIdentifier","text":"Encoder","preciseIdentifier":"s:s7EncoderP"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}]},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral/hashValue":{"conformance":{"availabilityPrefix":[{"text":"Available when","type":"text"}],"constraints":[{"code":"Self","type":"codeVoice"},{"type":"text","text":" conforms to "},{"code":"Hashable","type":"codeVoice"},{"type":"text","text":" and "},{"code":"RawValue","type":"codeVoice"},{"type":"text","text":" conforms to "},{"code":"Hashable","type":"codeVoice"},{"type":"text","text":"."}],"conformancePrefix":[{"text":"Conforms when","type":"text"}]},"type":"topic","title":"hashValue","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"hashValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral\/hashValue","kind":"symbol","abstract":[],"url":"\/documentation\/vhdlparsing\/vectorliteral\/hashvalue"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}