Warning (10268): Verilog HDL information at IF_ID.v(17): always construct contains both blocking and non-blocking assignments File: C:/PROJECTS/PIPELINE_V3/src/IF_ID.v Line: 17
