/**
 * READ THIS DESCRIPTION!
 *
 * The processor takes in several inputs from a skeleton file.
 *
 * Inputs
 * clock: this is the clock for your processor at 50 MHz
 * reset: we should be able to assert a reset to start your pc from 0 (sync or
 * async is fine)
 *
 * Imem: input data from imem
 * Dmem: input data from dmem
 * Regfile: input data from regfile
 *
 * Outputs
 * Imem: output control signals to interface with imem
 * Dmem: output control signals and data to interface with dmem
 * Regfile: output control signals and data to interface with regfile
 *
 * Notes
 *
 * Ultimately, your processor will be tested by subsituting a master skeleton, imem, dmem, so the
 * testbench can see which controls signal you active when. Therefore, there needs to be a way to
 * "inject" imem, dmem, and regfile interfaces from some external controller module. The skeleton
 * file acts as a small wrapper around your processor for this purpose.
 *
 * You will need to figure out how to instantiate two memory elements, called
 * "syncram," in Quartus: one for imem and one for dmem. Each should take in a
 * 12-bit address and allow for storing a 32-bit value at each address. Each
 * should have a single clock.
 *
 * Each memory element should have a corresponding .mif file that initializes
 * the memory element to certain value on start up. These should be named
 * imem.mif and dmem.mif respectively.
 *
 * Importantly, these .mif files should be placed at the top level, i.e. there
 * should be an imem.mif and a dmem.mif at the same level as process.v. You
 * should figure out how to point your generated imem.v and dmem.v files at
 * these MIF files.
 *
 * imem
 * Inputs:  12-bit address, 1-bit clock enable, and a clock
 * Outputs: 32-bit instruction
 *
 * dmem
 * Inputs:  12-bit address, 1-bit clock, 32-bit data, 1-bit write enable
 * Outputs: 32-bit data at the given address
 *
 */
module processor(
    // Control signals
    clock,                          // I: The master clock
    reset,                          // I: A reset signal

    // Imem
    address_imem,                   // O: The address of the data to get from imem
    q_imem,                         // I: The data from imem

    // Dmem
    address_dmem,                   // O: The address of the data to get or put from/to dmem
    data,                           // O: The data to write to dmem
    wren,                           // O: Write enable for dmem
    q_dmem,                         // I: The data from dmem

    // Regfile
    ctrl_writeEnable,               // O: Write enable for regfile
    ctrl_writeReg,                  // O: Register to write to in regfile
    ctrl_readRegA,                  // O: Register to read from port A of regfile
    ctrl_readRegB,                  // O: Register to read from port B of regfile
    data_writeReg,                  // O: Data to write to for regfile
    data_readRegA,                  // I: Data from port A of regfile
    data_readRegB                   // I: Data from port B of regfile
);
    // Control signals
    input clock, reset;

    // Imem
    output [11:0] address_imem;
    input [31:0] q_imem;

    // Dmem
    output [11:0] address_dmem;
    output [31:0] data;
    output wren;
    input [31:0] q_dmem;

    // Regfile
    output ctrl_writeEnable;
    output [4:0] ctrl_writeReg, ctrl_readRegA, ctrl_readRegB;
    output [31:0] data_writeReg;
    input [31:0] data_readRegA, data_readRegB;

    /* YOUR CODE STARTS HERE */
	 wire [31:0] pc_value, pc_in, pc_value_plus;
	 wire [4:0] opcode, rd, rs, rt, shamt, ALUop;
	 wire [16:0] immediate;
	 	 
	 wire[31:0] sxed_immediate, ALUinB, ALU_res;
	 wire isNotEqual, isLessThan, rough_ovf, precise_ovf, is_LW, is_I;
	 
	 
	 wire isJ, isB, bType, isJR;
	 assign isJ = opcode == 1 || opcode == 3 || opcode == 4 || ((opcode == 5'b10110) && isNotEqual);
	 assign isB = opcode == 2 || opcode == 6;
	 assign bType = opcode[2] ? isLessThan : isNotEqual;
	 assign isJR = opcode == 4;
	 pc my_pc(pc_in, clock, reset, 1, pc_value, pc_value_plus);
	 pc_calc pc_buddy(pc_value_plus, pc_in, isJ, isB, bType, sxed_immediate, q_imem[26:0], isJR, data_readRegA);
	 assign address_imem = pc_value[11:0];
	 
	 

	 assign opcode = q_imem[31:27];
	 assign rd = q_imem[26:22];
	 assign rs = q_imem[21:17];
	 assign rt = q_imem[16:12];
	 assign shamt = q_imem[11:7];
	 assign is_I = opcode == 2 || (opcode >= 5 && opcode <= 8);
	 assign ALUop = (opcode == 2 || opcode == 6 || opcode == 5'b10110) ? 1 : (is_I ? 0 : q_imem[6:2]);
	 assign immediate = q_imem[16:0];
	 

	 assign ctrl_readRegA = (isB || isJR) ? rd : (opcode == 5'b10110 ? 5'b11110 : (opcode == 4 ? 5'b11111 : rs));
	 assign ctrl_readRegB = isB ? rs :(opcode == 5'b10110 ? 0 : (opcode == 5'b00111 ? rd : rt));
	 
	 

	 assign ctrl_writeEnable = opcode == 0 || opcode == 3 || opcode == 5 || opcode == 8 || opcode == 5'b10101;

	 assign wren = opcode == 7;
	 sx_17_32 my_sx(immediate, sxed_immediate);
	 assign ALUinB = (is_I && !isB) ? sxed_immediate : data_readRegB;
	 // assign ALUop = (opcode == 2 || opcode == 6 || opcode == 5'b10110) ? 1 : ALUop;
	 //mux32 my_mux(data_readRegB, sxed_immediate, is_I, ALUinB);
	 alu my_alu(data_readRegA, ALUinB, ALUop, shamt, ALU_res, isNotEqual, isLessThan, rough_ovf);
	 assign precise_ovf = ((opcode == 5'b00000) && (ALUop == 5'b00000 || ALUop == 5'b00001)) || (opcode == 5'b00101) ? rough_ovf : 0;
	 assign data = data_readRegB;
	 assign is_LW = opcode == 8;
	 assign address_dmem = ALU_res[11:0];
	 assign data_writeReg = opcode == 5'b10101 ? q_imem[26:0] : (opcode == 3 ? pc_value + 1 : ((is_LW ? q_dmem : (precise_ovf ? (ALUop[0] ? 3 : (opcode[0] ? 2 : 1)) : ALU_res))));
	 assign ctrl_writeReg = opcode == 5'b10101 ? 5'b11110 : (opcode == 3 ? 5'b11111 : (precise_ovf ? 5'b11110 : rd));
	 
	 
	 
	 

endmodule