
Jan21_wed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003000  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08003190  08003190  00004190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031f0  080031f0  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080031f0  080031f0  000041f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031f8  080031f8  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031f8  080031f8  000041f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031fc  080031fc  000041fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003200  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          000001d0  20000068  20000068  00005068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000238  20000238  00005068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 13 .debug_info   000068a8  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016f0  00000000  00000000  0000b940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000710  00000000  00000000  0000d030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000532  00000000  00000000  0000d740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020f72  00000000  00000000  0000dc72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007c17  00000000  00000000  0002ebe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c3e51  00000000  00000000  000367fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fa64c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002294  00000000  00000000  000fa690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  000fc924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003178 	.word	0x08003178

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003178 	.word	0x08003178

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a2:	f000 fc4f 	bl	8000e44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a6:	f000 f82b 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005aa:	f000 f8bd 	bl	8000728 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005ae:	f000 f885 	bl	80006bc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 80005b2:	f000 f9bb 	bl	800092c <MFRC522_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (MFRC522_Request(PICC_REQIDL, uid) == MI_OK)
 80005b6:	4910      	ldr	r1, [pc, #64]	@ (80005f8 <main+0x5c>)
 80005b8:	2026      	movs	r0, #38	@ 0x26
 80005ba:	f000 f9f9 	bl	80009b0 <MFRC522_Request>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d1f8      	bne.n	80005b6 <main+0x1a>
	     {
	         if (MFRC522_Anticoll(uid) == MI_OK)
 80005c4:	480c      	ldr	r0, [pc, #48]	@ (80005f8 <main+0x5c>)
 80005c6:	f000 fa51 	bl	8000a6c <MFRC522_Anticoll>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d1f2      	bne.n	80005b6 <main+0x1a>
	         {
	             printf("UID: %02X %02X %02X %02X\r\n",
	                    uid[0], uid[1], uid[2], uid[3]);
 80005d0:	4b09      	ldr	r3, [pc, #36]	@ (80005f8 <main+0x5c>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
	             printf("UID: %02X %02X %02X %02X\r\n",
 80005d4:	4619      	mov	r1, r3
	                    uid[0], uid[1], uid[2], uid[3]);
 80005d6:	4b08      	ldr	r3, [pc, #32]	@ (80005f8 <main+0x5c>)
 80005d8:	785b      	ldrb	r3, [r3, #1]
	             printf("UID: %02X %02X %02X %02X\r\n",
 80005da:	461a      	mov	r2, r3
	                    uid[0], uid[1], uid[2], uid[3]);
 80005dc:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <main+0x5c>)
 80005de:	789b      	ldrb	r3, [r3, #2]
	             printf("UID: %02X %02X %02X %02X\r\n",
 80005e0:	4618      	mov	r0, r3
	                    uid[0], uid[1], uid[2], uid[3]);
 80005e2:	4b05      	ldr	r3, [pc, #20]	@ (80005f8 <main+0x5c>)
 80005e4:	78db      	ldrb	r3, [r3, #3]
	             printf("UID: %02X %02X %02X %02X\r\n",
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	4603      	mov	r3, r0
 80005ea:	4804      	ldr	r0, [pc, #16]	@ (80005fc <main+0x60>)
 80005ec:	f001 ff58 	bl	80024a0 <iprintf>
	             HAL_Delay(200);
 80005f0:	20c8      	movs	r0, #200	@ 0xc8
 80005f2:	f000 fc99 	bl	8000f28 <HAL_Delay>
	  if (MFRC522_Request(PICC_REQIDL, uid) == MI_OK)
 80005f6:	e7de      	b.n	80005b6 <main+0x1a>
 80005f8:	200000dc 	.word	0x200000dc
 80005fc:	08003190 	.word	0x08003190

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b094      	sub	sp, #80	@ 0x50
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0320 	add.w	r3, r7, #32
 800060a:	2230      	movs	r2, #48	@ 0x30
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f001 ff9b 	bl	800254a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	4b22      	ldr	r3, [pc, #136]	@ (80006b4 <SystemClock_Config+0xb4>)
 800062a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800062c:	4a21      	ldr	r2, [pc, #132]	@ (80006b4 <SystemClock_Config+0xb4>)
 800062e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000632:	6413      	str	r3, [r2, #64]	@ 0x40
 8000634:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <SystemClock_Config+0xb4>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000640:	2300      	movs	r3, #0
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	4b1c      	ldr	r3, [pc, #112]	@ (80006b8 <SystemClock_Config+0xb8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a1b      	ldr	r2, [pc, #108]	@ (80006b8 <SystemClock_Config+0xb8>)
 800064a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800064e:	6013      	str	r3, [r2, #0]
 8000650:	4b19      	ldr	r3, [pc, #100]	@ (80006b8 <SystemClock_Config+0xb8>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065c:	2302      	movs	r3, #2
 800065e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000664:	2310      	movs	r3, #16
 8000666:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000668:	2300      	movs	r3, #0
 800066a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	f107 0320 	add.w	r3, r7, #32
 8000670:	4618      	mov	r0, r3
 8000672:	f000 ff19 	bl	80014a8 <HAL_RCC_OscConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800067c:	f000 f8ac 	bl	80007d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	230f      	movs	r3, #15
 8000682:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f001 f97c 	bl	8001998 <HAL_RCC_ClockConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006a6:	f000 f897 	bl	80007d8 <Error_Handler>
  }
}
 80006aa:	bf00      	nop
 80006ac:	3750      	adds	r7, #80	@ 0x50
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40007000 	.word	0x40007000

080006bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c0:	4b17      	ldr	r3, [pc, #92]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006c2:	4a18      	ldr	r2, [pc, #96]	@ (8000724 <MX_SPI1_Init+0x68>)
 80006c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c6:	4b16      	ldr	r3, [pc, #88]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ce:	4b14      	ldr	r3, [pc, #80]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d4:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006da:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fa:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000700:	4b07      	ldr	r3, [pc, #28]	@ (8000720 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000706:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_SPI1_Init+0x64>)
 8000708:	220a      	movs	r2, #10
 800070a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	@ (8000720 <MX_SPI1_Init+0x64>)
 800070e:	f001 faef 	bl	8001cf0 <HAL_SPI_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000718:	f000 f85e 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000084 	.word	0x20000084
 8000724:	40013000 	.word	0x40013000

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	4b22      	ldr	r3, [pc, #136]	@ (80007cc <MX_GPIO_Init+0xa4>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a21      	ldr	r2, [pc, #132]	@ (80007cc <MX_GPIO_Init+0xa4>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b1f      	ldr	r3, [pc, #124]	@ (80007cc <MX_GPIO_Init+0xa4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	4b1b      	ldr	r3, [pc, #108]	@ (80007cc <MX_GPIO_Init+0xa4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a1a      	ldr	r2, [pc, #104]	@ (80007cc <MX_GPIO_Init+0xa4>)
 8000764:	f043 0302 	orr.w	r3, r3, #2
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <MX_GPIO_Init+0xa4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0302 	and.w	r3, r3, #2
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	2110      	movs	r1, #16
 800077a:	4815      	ldr	r0, [pc, #84]	@ (80007d0 <MX_GPIO_Init+0xa8>)
 800077c:	f000 fe7a 	bl	8001474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000780:	2200      	movs	r2, #0
 8000782:	2101      	movs	r1, #1
 8000784:	4813      	ldr	r0, [pc, #76]	@ (80007d4 <MX_GPIO_Init+0xac>)
 8000786:	f000 fe75 	bl	8001474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 800078a:	2310      	movs	r3, #16
 800078c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078e:	2301      	movs	r3, #1
 8000790:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000796:	2302      	movs	r3, #2
 8000798:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800079a:	f107 030c 	add.w	r3, r7, #12
 800079e:	4619      	mov	r1, r3
 80007a0:	480b      	ldr	r0, [pc, #44]	@ (80007d0 <MX_GPIO_Init+0xa8>)
 80007a2:	f000 fccb 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80007a6:	2301      	movs	r3, #1
 80007a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007aa:	2301      	movs	r3, #1
 80007ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007b2:	2302      	movs	r3, #2
 80007b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	4619      	mov	r1, r3
 80007bc:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_GPIO_Init+0xac>)
 80007be:	f000 fcbd 	bl	800113c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007c2:	bf00      	nop
 80007c4:	3720      	adds	r7, #32
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800
 80007d0:	40020000 	.word	0x40020000
 80007d4:	40020400 	.word	0x40020400

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <Error_Handler+0x8>

080007e4 <MFRC522_Select>:
#define TReloadRegH     0x2C
#define TReloadRegL     0x2D

// Low-Level SPI
static void MFRC522_Select(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MFRC522_CS_PORT, MFRC522_CS_PIN, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2110      	movs	r1, #16
 80007ec:	4802      	ldr	r0, [pc, #8]	@ (80007f8 <MFRC522_Select+0x14>)
 80007ee:	f000 fe41 	bl	8001474 <HAL_GPIO_WritePin>
}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40020000 	.word	0x40020000

080007fc <MFRC522_Deselect>:

static void MFRC522_Deselect(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MFRC522_CS_PORT, MFRC522_CS_PIN, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2110      	movs	r1, #16
 8000804:	4802      	ldr	r0, [pc, #8]	@ (8000810 <MFRC522_Deselect+0x14>)
 8000806:	f000 fe35 	bl	8001474 <HAL_GPIO_WritePin>
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40020000 	.word	0x40020000

08000814 <MFRC522_SPI_Transfer>:

static uint8_t MFRC522_SPI_Transfer(uint8_t data)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af02      	add	r7, sp, #8
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
    uint8_t rx;
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx, 1, 100);
 800081e:	f107 020f 	add.w	r2, r7, #15
 8000822:	1df9      	adds	r1, r7, #7
 8000824:	2364      	movs	r3, #100	@ 0x64
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	2301      	movs	r3, #1
 800082a:	4804      	ldr	r0, [pc, #16]	@ (800083c <MFRC522_SPI_Transfer+0x28>)
 800082c:	f001 fae9 	bl	8001e02 <HAL_SPI_TransmitReceive>
    return rx;
 8000830:	7bfb      	ldrb	r3, [r7, #15]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000084 	.word	0x20000084

08000840 <MFRC522_WriteReg>:

// Register Access
static void MFRC522_WriteReg(uint8_t reg, uint8_t value)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	460a      	mov	r2, r1
 800084a:	71fb      	strb	r3, [r7, #7]
 800084c:	4613      	mov	r3, r2
 800084e:	71bb      	strb	r3, [r7, #6]
    MFRC522_Select();
 8000850:	f7ff ffc8 	bl	80007e4 <MFRC522_Select>
    MFRC522_SPI_Transfer((reg << 1) & 0x7E);
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	b2db      	uxtb	r3, r3
 800085a:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800085e:	b2db      	uxtb	r3, r3
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ffd7 	bl	8000814 <MFRC522_SPI_Transfer>
    MFRC522_SPI_Transfer(value);
 8000866:	79bb      	ldrb	r3, [r7, #6]
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff ffd3 	bl	8000814 <MFRC522_SPI_Transfer>
    MFRC522_Deselect();
 800086e:	f7ff ffc5 	bl	80007fc <MFRC522_Deselect>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <MFRC522_ReadReg>:

static uint8_t MFRC522_ReadReg(uint8_t reg)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b084      	sub	sp, #16
 800087e:	af00      	add	r7, sp, #0
 8000880:	4603      	mov	r3, r0
 8000882:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    MFRC522_Select();
 8000884:	f7ff ffae 	bl	80007e4 <MFRC522_Select>
    MFRC522_SPI_Transfer(((reg << 1) & 0x7E) | 0x80);
 8000888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	b25b      	sxtb	r3, r3
 8000890:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000894:	b25b      	sxtb	r3, r3
 8000896:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800089a:	b25b      	sxtb	r3, r3
 800089c:	b2db      	uxtb	r3, r3
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ffb8 	bl	8000814 <MFRC522_SPI_Transfer>
    value = MFRC522_SPI_Transfer(0x00);
 80008a4:	2000      	movs	r0, #0
 80008a6:	f7ff ffb5 	bl	8000814 <MFRC522_SPI_Transfer>
 80008aa:	4603      	mov	r3, r0
 80008ac:	73fb      	strb	r3, [r7, #15]
    MFRC522_Deselect();
 80008ae:	f7ff ffa5 	bl	80007fc <MFRC522_Deselect>
    return value;
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <MFRC522_SetBitMask>:

static void MFRC522_SetBitMask(uint8_t reg, uint8_t mask)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	460a      	mov	r2, r1
 80008c6:	71fb      	strb	r3, [r7, #7]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71bb      	strb	r3, [r7, #6]
    MFRC522_WriteReg(reg, MFRC522_ReadReg(reg) | mask);
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f7ff ffd3 	bl	800087a <MFRC522_ReadReg>
 80008d4:	4603      	mov	r3, r0
 80008d6:	461a      	mov	r2, r3
 80008d8:	79bb      	ldrb	r3, [r7, #6]
 80008da:	4313      	orrs	r3, r2
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	4611      	mov	r1, r2
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff ffac 	bl	8000840 <MFRC522_WriteReg>
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <MFRC522_ClearBitMask>:

static void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	460a      	mov	r2, r1
 80008fa:	71fb      	strb	r3, [r7, #7]
 80008fc:	4613      	mov	r3, r2
 80008fe:	71bb      	strb	r3, [r7, #6]
    MFRC522_WriteReg(reg, MFRC522_ReadReg(reg) & (~mask));
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ffb9 	bl	800087a <MFRC522_ReadReg>
 8000908:	4603      	mov	r3, r0
 800090a:	b25a      	sxtb	r2, r3
 800090c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000910:	43db      	mvns	r3, r3
 8000912:	b25b      	sxtb	r3, r3
 8000914:	4013      	ands	r3, r2
 8000916:	b25b      	sxtb	r3, r3
 8000918:	b2da      	uxtb	r2, r3
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4611      	mov	r1, r2
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff8e 	bl	8000840 <MFRC522_WriteReg>
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <MFRC522_Init>:

// Core Functions
void MFRC522_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
    // Hardware reset
    HAL_GPIO_WritePin(MFRC522_RST_PORT, MFRC522_RST_PIN, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	2101      	movs	r1, #1
 8000934:	481d      	ldr	r0, [pc, #116]	@ (80009ac <MFRC522_Init+0x80>)
 8000936:	f000 fd9d 	bl	8001474 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800093a:	2002      	movs	r0, #2
 800093c:	f000 faf4 	bl	8000f28 <HAL_Delay>
    HAL_GPIO_WritePin(MFRC522_RST_PORT, MFRC522_RST_PIN, GPIO_PIN_SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2101      	movs	r1, #1
 8000944:	4819      	ldr	r0, [pc, #100]	@ (80009ac <MFRC522_Init+0x80>)
 8000946:	f000 fd95 	bl	8001474 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800094a:	2002      	movs	r0, #2
 800094c:	f000 faec 	bl	8000f28 <HAL_Delay>

    MFRC522_WriteReg(CommandReg, PCD_SOFTRESET);
 8000950:	210f      	movs	r1, #15
 8000952:	2001      	movs	r0, #1
 8000954:	f7ff ff74 	bl	8000840 <MFRC522_WriteReg>
    HAL_Delay(50);
 8000958:	2032      	movs	r0, #50	@ 0x32
 800095a:	f000 fae5 	bl	8000f28 <HAL_Delay>

    MFRC522_WriteReg(TModeReg, 0x8D);
 800095e:	218d      	movs	r1, #141	@ 0x8d
 8000960:	202a      	movs	r0, #42	@ 0x2a
 8000962:	f7ff ff6d 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(TPrescalerReg, 0x3E);
 8000966:	213e      	movs	r1, #62	@ 0x3e
 8000968:	202b      	movs	r0, #43	@ 0x2b
 800096a:	f7ff ff69 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(TReloadRegL, 30);
 800096e:	211e      	movs	r1, #30
 8000970:	202d      	movs	r0, #45	@ 0x2d
 8000972:	f7ff ff65 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(TReloadRegH, 0);
 8000976:	2100      	movs	r1, #0
 8000978:	202c      	movs	r0, #44	@ 0x2c
 800097a:	f7ff ff61 	bl	8000840 <MFRC522_WriteReg>

    MFRC522_WriteReg(TxASKReg, 0x40);
 800097e:	2140      	movs	r1, #64	@ 0x40
 8000980:	2015      	movs	r0, #21
 8000982:	f7ff ff5d 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(ModeReg, 0x3D);
 8000986:	213d      	movs	r1, #61	@ 0x3d
 8000988:	2011      	movs	r0, #17
 800098a:	f7ff ff59 	bl	8000840 <MFRC522_WriteReg>

    // Enable antenna
    if (!(MFRC522_ReadReg(TxControlReg) & 0x03))
 800098e:	2014      	movs	r0, #20
 8000990:	f7ff ff73 	bl	800087a <MFRC522_ReadReg>
 8000994:	4603      	mov	r3, r0
 8000996:	f003 0303 	and.w	r3, r3, #3
 800099a:	2b00      	cmp	r3, #0
 800099c:	d103      	bne.n	80009a6 <MFRC522_Init+0x7a>
        MFRC522_SetBitMask(TxControlReg, 0x03);
 800099e:	2103      	movs	r1, #3
 80009a0:	2014      	movs	r0, #20
 80009a2:	f7ff ff8b 	bl	80008bc <MFRC522_SetBitMask>
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40020400 	.word	0x40020400

080009b0 <MFRC522_Request>:

// Card Detection
uint8_t MFRC522_Request(uint8_t reqMode, uint8_t *TagType)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b084      	sub	sp, #16
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	6039      	str	r1, [r7, #0]
 80009ba:	71fb      	strb	r3, [r7, #7]
    uint8_t status = MI_ERR;
 80009bc:	2301      	movs	r3, #1
 80009be:	73fb      	strb	r3, [r7, #15]
    uint8_t irqWait = 0x30;
 80009c0:	2330      	movs	r3, #48	@ 0x30
 80009c2:	72fb      	strb	r3, [r7, #11]
    uint8_t lastBits;
    uint8_t n;

    MFRC522_WriteReg(BitFramingReg, 0x07);
 80009c4:	2107      	movs	r1, #7
 80009c6:	200d      	movs	r0, #13
 80009c8:	f7ff ff3a 	bl	8000840 <MFRC522_WriteReg>
    TagType[0] = reqMode;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	79fa      	ldrb	r2, [r7, #7]
 80009d0:	701a      	strb	r2, [r3, #0]

    MFRC522_WriteReg(CommandReg, PCD_IDLE);
 80009d2:	2100      	movs	r1, #0
 80009d4:	2001      	movs	r0, #1
 80009d6:	f7ff ff33 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(FIFOLevelReg, 0x80);
 80009da:	2180      	movs	r1, #128	@ 0x80
 80009dc:	200a      	movs	r0, #10
 80009de:	f7ff ff2f 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(FIFODataReg, TagType[0]);
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	4619      	mov	r1, r3
 80009e8:	2009      	movs	r0, #9
 80009ea:	f7ff ff29 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(CommandReg, PCD_TRANSCEIVE);
 80009ee:	210c      	movs	r1, #12
 80009f0:	2001      	movs	r0, #1
 80009f2:	f7ff ff25 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_SetBitMask(BitFramingReg, 0x80);
 80009f6:	2180      	movs	r1, #128	@ 0x80
 80009f8:	200d      	movs	r0, #13
 80009fa:	f7ff ff5f 	bl	80008bc <MFRC522_SetBitMask>

    for (uint16_t i = 2000; i > 0; i--)
 80009fe:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000a02:	81bb      	strh	r3, [r7, #12]
 8000a04:	e00d      	b.n	8000a22 <MFRC522_Request+0x72>
    {
        n = MFRC522_ReadReg(ComIrqReg);
 8000a06:	2004      	movs	r0, #4
 8000a08:	f7ff ff37 	bl	800087a <MFRC522_ReadReg>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	72bb      	strb	r3, [r7, #10]
        if (n & irqWait) break;
 8000a10:	7aba      	ldrb	r2, [r7, #10]
 8000a12:	7afb      	ldrb	r3, [r7, #11]
 8000a14:	4013      	ands	r3, r2
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d106      	bne.n	8000a2a <MFRC522_Request+0x7a>
    for (uint16_t i = 2000; i > 0; i--)
 8000a1c:	89bb      	ldrh	r3, [r7, #12]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	81bb      	strh	r3, [r7, #12]
 8000a22:	89bb      	ldrh	r3, [r7, #12]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d1ee      	bne.n	8000a06 <MFRC522_Request+0x56>
 8000a28:	e000      	b.n	8000a2c <MFRC522_Request+0x7c>
        if (n & irqWait) break;
 8000a2a:	bf00      	nop
    }

    MFRC522_ClearBitMask(BitFramingReg, 0x80);
 8000a2c:	2180      	movs	r1, #128	@ 0x80
 8000a2e:	200d      	movs	r0, #13
 8000a30:	f7ff ff5e 	bl	80008f0 <MFRC522_ClearBitMask>

    if (!(MFRC522_ReadReg(ErrorReg) & 0x1B))
 8000a34:	2006      	movs	r0, #6
 8000a36:	f7ff ff20 	bl	800087a <MFRC522_ReadReg>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	f003 031b 	and.w	r3, r3, #27
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d10e      	bne.n	8000a62 <MFRC522_Request+0xb2>
    {
        status = MI_OK;
 8000a44:	2300      	movs	r3, #0
 8000a46:	73fb      	strb	r3, [r7, #15]
        lastBits = MFRC522_ReadReg(ControlReg) & 0x07;
 8000a48:	200c      	movs	r0, #12
 8000a4a:	f7ff ff16 	bl	800087a <MFRC522_ReadReg>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	f003 0307 	and.w	r3, r3, #7
 8000a54:	727b      	strb	r3, [r7, #9]
        if (lastBits != 0) TagType[0] = lastBits;
 8000a56:	7a7b      	ldrb	r3, [r7, #9]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d002      	beq.n	8000a62 <MFRC522_Request+0xb2>
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	7a7a      	ldrb	r2, [r7, #9]
 8000a60:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8000a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <MFRC522_Anticoll>:

// Anti-Collision
uint8_t MFRC522_Anticoll(uint8_t *serNum)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
    uint8_t status = MI_ERR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	73fb      	strb	r3, [r7, #15]
    uint8_t serNumCheck = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	73bb      	strb	r3, [r7, #14]
    uint8_t n;

    MFRC522_WriteReg(BitFramingReg, 0x00);
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	200d      	movs	r0, #13
 8000a80:	f7ff fede 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(CommandReg, PCD_IDLE);
 8000a84:	2100      	movs	r1, #0
 8000a86:	2001      	movs	r0, #1
 8000a88:	f7ff feda 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(FIFOLevelReg, 0x80);
 8000a8c:	2180      	movs	r1, #128	@ 0x80
 8000a8e:	200a      	movs	r0, #10
 8000a90:	f7ff fed6 	bl	8000840 <MFRC522_WriteReg>

    MFRC522_WriteReg(FIFODataReg, 0x93);
 8000a94:	2193      	movs	r1, #147	@ 0x93
 8000a96:	2009      	movs	r0, #9
 8000a98:	f7ff fed2 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(FIFODataReg, 0x20);
 8000a9c:	2120      	movs	r1, #32
 8000a9e:	2009      	movs	r0, #9
 8000aa0:	f7ff fece 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_WriteReg(CommandReg, PCD_TRANSCEIVE);
 8000aa4:	210c      	movs	r1, #12
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f7ff feca 	bl	8000840 <MFRC522_WriteReg>
    MFRC522_SetBitMask(BitFramingReg, 0x80);
 8000aac:	2180      	movs	r1, #128	@ 0x80
 8000aae:	200d      	movs	r0, #13
 8000ab0:	f7ff ff04 	bl	80008bc <MFRC522_SetBitMask>

    for (uint16_t i = 2000; i > 0; i--)
 8000ab4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ab8:	81bb      	strh	r3, [r7, #12]
 8000aba:	e00c      	b.n	8000ad6 <MFRC522_Anticoll+0x6a>
    {
        n = MFRC522_ReadReg(ComIrqReg);
 8000abc:	2004      	movs	r0, #4
 8000abe:	f7ff fedc 	bl	800087a <MFRC522_ReadReg>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	72bb      	strb	r3, [r7, #10]
        if (n & 0x30) break;
 8000ac6:	7abb      	ldrb	r3, [r7, #10]
 8000ac8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d106      	bne.n	8000ade <MFRC522_Anticoll+0x72>
    for (uint16_t i = 2000; i > 0; i--)
 8000ad0:	89bb      	ldrh	r3, [r7, #12]
 8000ad2:	3b01      	subs	r3, #1
 8000ad4:	81bb      	strh	r3, [r7, #12]
 8000ad6:	89bb      	ldrh	r3, [r7, #12]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d1ef      	bne.n	8000abc <MFRC522_Anticoll+0x50>
 8000adc:	e000      	b.n	8000ae0 <MFRC522_Anticoll+0x74>
        if (n & 0x30) break;
 8000ade:	bf00      	nop
    }

    MFRC522_ClearBitMask(BitFramingReg, 0x80);
 8000ae0:	2180      	movs	r1, #128	@ 0x80
 8000ae2:	200d      	movs	r0, #13
 8000ae4:	f7ff ff04 	bl	80008f0 <MFRC522_ClearBitMask>

    if (!(MFRC522_ReadReg(ErrorReg) & 0x1B))
 8000ae8:	2006      	movs	r0, #6
 8000aea:	f7ff fec6 	bl	800087a <MFRC522_ReadReg>
 8000aee:	4603      	mov	r3, r0
 8000af0:	f003 031b 	and.w	r3, r3, #27
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d121      	bne.n	8000b3c <MFRC522_Anticoll+0xd0>
    {
        for (uint8_t i = 0; i < 4; i++)
 8000af8:	2300      	movs	r3, #0
 8000afa:	72fb      	strb	r3, [r7, #11]
 8000afc:	e011      	b.n	8000b22 <MFRC522_Anticoll+0xb6>
        {
            serNum[i] = MFRC522_ReadReg(FIFODataReg);
 8000afe:	7afb      	ldrb	r3, [r7, #11]
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	18d4      	adds	r4, r2, r3
 8000b04:	2009      	movs	r0, #9
 8000b06:	f7ff feb8 	bl	800087a <MFRC522_ReadReg>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	7023      	strb	r3, [r4, #0]
            serNumCheck ^= serNum[i];
 8000b0e:	7afb      	ldrb	r3, [r7, #11]
 8000b10:	687a      	ldr	r2, [r7, #4]
 8000b12:	4413      	add	r3, r2
 8000b14:	781a      	ldrb	r2, [r3, #0]
 8000b16:	7bbb      	ldrb	r3, [r7, #14]
 8000b18:	4053      	eors	r3, r2
 8000b1a:	73bb      	strb	r3, [r7, #14]
        for (uint8_t i = 0; i < 4; i++)
 8000b1c:	7afb      	ldrb	r3, [r7, #11]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	72fb      	strb	r3, [r7, #11]
 8000b22:	7afb      	ldrb	r3, [r7, #11]
 8000b24:	2b03      	cmp	r3, #3
 8000b26:	d9ea      	bls.n	8000afe <MFRC522_Anticoll+0x92>
        }

        if (serNumCheck == MFRC522_ReadReg(FIFODataReg))
 8000b28:	2009      	movs	r0, #9
 8000b2a:	f7ff fea6 	bl	800087a <MFRC522_ReadReg>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	461a      	mov	r2, r3
 8000b32:	7bbb      	ldrb	r3, [r7, #14]
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d101      	bne.n	8000b3c <MFRC522_Anticoll+0xd0>
            status = MI_OK;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3714      	adds	r7, #20
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd90      	pop	{r4, r7, pc}
	...

08000b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	4b10      	ldr	r3, [pc, #64]	@ (8000b94 <HAL_MspInit+0x4c>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b56:	4a0f      	ldr	r2, [pc, #60]	@ (8000b94 <HAL_MspInit+0x4c>)
 8000b58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b94 <HAL_MspInit+0x4c>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <HAL_MspInit+0x4c>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b72:	4a08      	ldr	r2, [pc, #32]	@ (8000b94 <HAL_MspInit+0x4c>)
 8000b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b7a:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <HAL_MspInit+0x4c>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800

08000b98 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08a      	sub	sp, #40	@ 0x28
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a19      	ldr	r2, [pc, #100]	@ (8000c1c <HAL_SPI_MspInit+0x84>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d12b      	bne.n	8000c12 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4b18      	ldr	r3, [pc, #96]	@ (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc2:	4a17      	ldr	r2, [pc, #92]	@ (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bca:	4b15      	ldr	r3, [pc, #84]	@ (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <HAL_SPI_MspInit+0x88>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	4a10      	ldr	r2, [pc, #64]	@ (8000c20 <HAL_SPI_MspInit+0x88>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000be6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c20 <HAL_SPI_MspInit+0x88>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bf2:	23e0      	movs	r3, #224	@ 0xe0
 8000bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c02:	2305      	movs	r3, #5
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <HAL_SPI_MspInit+0x8c>)
 8000c0e:	f000 fa95 	bl	800113c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c12:	bf00      	nop
 8000c14:	3728      	adds	r7, #40	@ 0x28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40013000 	.word	0x40013000
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020000 	.word	0x40020000

08000c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <NMI_Handler+0x4>

08000c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <HardFault_Handler+0x4>

08000c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <MemManage_Handler+0x4>

08000c40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <BusFault_Handler+0x4>

08000c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <UsageFault_Handler+0x4>

08000c50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c7e:	f000 f933 	bl	8000ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
 8000c96:	e00a      	b.n	8000cae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c98:	f3af 8000 	nop.w
 8000c9c:	4601      	mov	r1, r0
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	1c5a      	adds	r2, r3, #1
 8000ca2:	60ba      	str	r2, [r7, #8]
 8000ca4:	b2ca      	uxtb	r2, r1
 8000ca6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	3301      	adds	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	dbf0      	blt.n	8000c98 <_read+0x12>
  }

  return len;
 8000cb6:	687b      	ldr	r3, [r7, #4]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
 8000cd0:	e009      	b.n	8000ce6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	1c5a      	adds	r2, r3, #1
 8000cd6:	60ba      	str	r2, [r7, #8]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	697a      	ldr	r2, [r7, #20]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	dbf1      	blt.n	8000cd2 <_write+0x12>
  }
  return len;
 8000cee:	687b      	ldr	r3, [r7, #4]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3718      	adds	r7, #24
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <_close>:

int _close(int file)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d20:	605a      	str	r2, [r3, #4]
  return 0;
 8000d22:	2300      	movs	r3, #0
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <_isatty>:

int _isatty(int file)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d38:	2301      	movs	r3, #1
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b085      	sub	sp, #20
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	60f8      	str	r0, [r7, #12]
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d68:	4a14      	ldr	r2, [pc, #80]	@ (8000dbc <_sbrk+0x5c>)
 8000d6a:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <_sbrk+0x60>)
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d74:	4b13      	ldr	r3, [pc, #76]	@ (8000dc4 <_sbrk+0x64>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d102      	bne.n	8000d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <_sbrk+0x64>)
 8000d7e:	4a12      	ldr	r2, [pc, #72]	@ (8000dc8 <_sbrk+0x68>)
 8000d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d82:	4b10      	ldr	r3, [pc, #64]	@ (8000dc4 <_sbrk+0x64>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4413      	add	r3, r2
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d207      	bcs.n	8000da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d90:	f001 fc2a 	bl	80025e8 <__errno>
 8000d94:	4603      	mov	r3, r0
 8000d96:	220c      	movs	r2, #12
 8000d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d9e:	e009      	b.n	8000db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da0:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000da6:	4b07      	ldr	r3, [pc, #28]	@ (8000dc4 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	4a05      	ldr	r2, [pc, #20]	@ (8000dc4 <_sbrk+0x64>)
 8000db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000db2:	68fb      	ldr	r3, [r7, #12]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3718      	adds	r7, #24
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20020000 	.word	0x20020000
 8000dc0:	00000400 	.word	0x00000400
 8000dc4:	200000e4 	.word	0x200000e4
 8000dc8:	20000238 	.word	0x20000238

08000dcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <SystemInit+0x20>)
 8000dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dd6:	4a05      	ldr	r2, [pc, #20]	@ (8000dec <SystemInit+0x20>)
 8000dd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ddc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000df0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000df4:	f7ff ffea 	bl	8000dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000df8:	480c      	ldr	r0, [pc, #48]	@ (8000e2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dfa:	490d      	ldr	r1, [pc, #52]	@ (8000e30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e00:	e002      	b.n	8000e08 <LoopCopyDataInit>

08000e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e06:	3304      	adds	r3, #4

08000e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e0c:	d3f9      	bcc.n	8000e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e10:	4c0a      	ldr	r4, [pc, #40]	@ (8000e3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e14:	e001      	b.n	8000e1a <LoopFillZerobss>

08000e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e18:	3204      	adds	r2, #4

08000e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e1c:	d3fb      	bcc.n	8000e16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e1e:	f001 fbe9 	bl	80025f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e22:	f7ff fbbb 	bl	800059c <main>
  bx  lr    
 8000e26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e30:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e34:	08003200 	.word	0x08003200
  ldr r2, =_sbss
 8000e38:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e3c:	20000238 	.word	0x20000238

08000e40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e40:	e7fe      	b.n	8000e40 <ADC_IRQHandler>
	...

08000e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e48:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <HAL_Init+0x40>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e84 <HAL_Init+0x40>)
 8000e4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e54:	4b0b      	ldr	r3, [pc, #44]	@ (8000e84 <HAL_Init+0x40>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a0a      	ldr	r2, [pc, #40]	@ (8000e84 <HAL_Init+0x40>)
 8000e5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e60:	4b08      	ldr	r3, [pc, #32]	@ (8000e84 <HAL_Init+0x40>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a07      	ldr	r2, [pc, #28]	@ (8000e84 <HAL_Init+0x40>)
 8000e66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	f000 f931 	bl	80010d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e72:	200f      	movs	r0, #15
 8000e74:	f000 f808 	bl	8000e88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e78:	f7ff fe66 	bl	8000b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e7c:	2300      	movs	r3, #0
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40023c00 	.word	0x40023c00

08000e88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e90:	4b12      	ldr	r3, [pc, #72]	@ (8000edc <HAL_InitTick+0x54>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <HAL_InitTick+0x58>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	4619      	mov	r1, r3
 8000e9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 f93b 	bl	8001122 <HAL_SYSTICK_Config>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00e      	b.n	8000ed4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b0f      	cmp	r3, #15
 8000eba:	d80a      	bhi.n	8000ed2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	6879      	ldr	r1, [r7, #4]
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ec4:	f000 f911 	bl	80010ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec8:	4a06      	ldr	r2, [pc, #24]	@ (8000ee4 <HAL_InitTick+0x5c>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	e000      	b.n	8000ed4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000000 	.word	0x20000000
 8000ee0:	20000008 	.word	0x20000008
 8000ee4:	20000004 	.word	0x20000004

08000ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <HAL_IncTick+0x20>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_IncTick+0x24>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	4a04      	ldr	r2, [pc, #16]	@ (8000f0c <HAL_IncTick+0x24>)
 8000efa:	6013      	str	r3, [r2, #0]
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000008 	.word	0x20000008
 8000f0c:	200000e8 	.word	0x200000e8

08000f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return uwTick;
 8000f14:	4b03      	ldr	r3, [pc, #12]	@ (8000f24 <HAL_GetTick+0x14>)
 8000f16:	681b      	ldr	r3, [r3, #0]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	200000e8 	.word	0x200000e8

08000f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f30:	f7ff ffee 	bl	8000f10 <HAL_GetTick>
 8000f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f40:	d005      	beq.n	8000f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f42:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <HAL_Delay+0x44>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	461a      	mov	r2, r3
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f4e:	bf00      	nop
 8000f50:	f7ff ffde 	bl	8000f10 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d8f7      	bhi.n	8000f50 <HAL_Delay+0x28>
  {
  }
}
 8000f60:	bf00      	nop
 8000f62:	bf00      	nop
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000008 	.word	0x20000008

08000f70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f80:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f86:	68ba      	ldr	r2, [r7, #8]
 8000f88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fa2:	4a04      	ldr	r2, [pc, #16]	@ (8000fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	60d3      	str	r3, [r2, #12]
}
 8000fa8:	bf00      	nop
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fbc:	4b04      	ldr	r3, [pc, #16]	@ (8000fd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	0a1b      	lsrs	r3, r3, #8
 8000fc2:	f003 0307 	and.w	r3, r3, #7
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	db0a      	blt.n	8000ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	490c      	ldr	r1, [pc, #48]	@ (8001020 <__NVIC_SetPriority+0x4c>)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	0112      	lsls	r2, r2, #4
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ffc:	e00a      	b.n	8001014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4908      	ldr	r1, [pc, #32]	@ (8001024 <__NVIC_SetPriority+0x50>)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	3b04      	subs	r3, #4
 800100c:	0112      	lsls	r2, r2, #4
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	440b      	add	r3, r1
 8001012:	761a      	strb	r2, [r3, #24]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000e100 	.word	0xe000e100
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001028:	b480      	push	{r7}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f1c3 0307 	rsb	r3, r3, #7
 8001042:	2b04      	cmp	r3, #4
 8001044:	bf28      	it	cs
 8001046:	2304      	movcs	r3, #4
 8001048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3304      	adds	r3, #4
 800104e:	2b06      	cmp	r3, #6
 8001050:	d902      	bls.n	8001058 <NVIC_EncodePriority+0x30>
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3b03      	subs	r3, #3
 8001056:	e000      	b.n	800105a <NVIC_EncodePriority+0x32>
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43da      	mvns	r2, r3
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	401a      	ands	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001070:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	fa01 f303 	lsl.w	r3, r1, r3
 800107a:	43d9      	mvns	r1, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001080:	4313      	orrs	r3, r2
         );
}
 8001082:	4618      	mov	r0, r3
 8001084:	3724      	adds	r7, #36	@ 0x24
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
	...

08001090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3b01      	subs	r3, #1
 800109c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010a0:	d301      	bcc.n	80010a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010a2:	2301      	movs	r3, #1
 80010a4:	e00f      	b.n	80010c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a6:	4a0a      	ldr	r2, [pc, #40]	@ (80010d0 <SysTick_Config+0x40>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3b01      	subs	r3, #1
 80010ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ae:	210f      	movs	r1, #15
 80010b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010b4:	f7ff ff8e 	bl	8000fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <SysTick_Config+0x40>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010be:	4b04      	ldr	r3, [pc, #16]	@ (80010d0 <SysTick_Config+0x40>)
 80010c0:	2207      	movs	r2, #7
 80010c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	e000e010 	.word	0xe000e010

080010d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f7ff ff47 	bl	8000f70 <__NVIC_SetPriorityGrouping>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b086      	sub	sp, #24
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010fc:	f7ff ff5c 	bl	8000fb8 <__NVIC_GetPriorityGrouping>
 8001100:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	68b9      	ldr	r1, [r7, #8]
 8001106:	6978      	ldr	r0, [r7, #20]
 8001108:	f7ff ff8e 	bl	8001028 <NVIC_EncodePriority>
 800110c:	4602      	mov	r2, r0
 800110e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001112:	4611      	mov	r1, r2
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff5d 	bl	8000fd4 <__NVIC_SetPriority>
}
 800111a:	bf00      	nop
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffb0 	bl	8001090 <SysTick_Config>
 8001130:	4603      	mov	r3, r0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	@ 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
 8001156:	e16b      	b.n	8001430 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001158:	2201      	movs	r2, #1
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	429a      	cmp	r2, r3
 8001172:	f040 815a 	bne.w	800142a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 0303 	and.w	r3, r3, #3
 800117e:	2b01      	cmp	r3, #1
 8001180:	d005      	beq.n	800118e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800118a:	2b02      	cmp	r3, #2
 800118c:	d130      	bne.n	80011f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	2203      	movs	r2, #3
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	68da      	ldr	r2, [r3, #12]
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c4:	2201      	movs	r2, #1
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	091b      	lsrs	r3, r3, #4
 80011da:	f003 0201 	and.w	r2, r3, #1
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 0303 	and.w	r3, r3, #3
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d017      	beq.n	800122c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	2203      	movs	r2, #3
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	689a      	ldr	r2, [r3, #8]
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d123      	bne.n	8001280 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	08da      	lsrs	r2, r3, #3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3208      	adds	r2, #8
 8001240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	220f      	movs	r2, #15
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	691a      	ldr	r2, [r3, #16]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4313      	orrs	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	08da      	lsrs	r2, r3, #3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3208      	adds	r2, #8
 800127a:	69b9      	ldr	r1, [r7, #24]
 800127c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	2203      	movs	r2, #3
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 0203 	and.w	r2, r3, #3
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 80b4 	beq.w	800142a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	4b60      	ldr	r3, [pc, #384]	@ (8001448 <HAL_GPIO_Init+0x30c>)
 80012c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ca:	4a5f      	ldr	r2, [pc, #380]	@ (8001448 <HAL_GPIO_Init+0x30c>)
 80012cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001448 <HAL_GPIO_Init+0x30c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012de:	4a5b      	ldr	r2, [pc, #364]	@ (800144c <HAL_GPIO_Init+0x310>)
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	089b      	lsrs	r3, r3, #2
 80012e4:	3302      	adds	r3, #2
 80012e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f003 0303 	and.w	r3, r3, #3
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	220f      	movs	r2, #15
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a52      	ldr	r2, [pc, #328]	@ (8001450 <HAL_GPIO_Init+0x314>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d02b      	beq.n	8001362 <HAL_GPIO_Init+0x226>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a51      	ldr	r2, [pc, #324]	@ (8001454 <HAL_GPIO_Init+0x318>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d025      	beq.n	800135e <HAL_GPIO_Init+0x222>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a50      	ldr	r2, [pc, #320]	@ (8001458 <HAL_GPIO_Init+0x31c>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d01f      	beq.n	800135a <HAL_GPIO_Init+0x21e>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a4f      	ldr	r2, [pc, #316]	@ (800145c <HAL_GPIO_Init+0x320>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d019      	beq.n	8001356 <HAL_GPIO_Init+0x21a>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a4e      	ldr	r2, [pc, #312]	@ (8001460 <HAL_GPIO_Init+0x324>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d013      	beq.n	8001352 <HAL_GPIO_Init+0x216>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a4d      	ldr	r2, [pc, #308]	@ (8001464 <HAL_GPIO_Init+0x328>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d00d      	beq.n	800134e <HAL_GPIO_Init+0x212>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a4c      	ldr	r2, [pc, #304]	@ (8001468 <HAL_GPIO_Init+0x32c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d007      	beq.n	800134a <HAL_GPIO_Init+0x20e>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a4b      	ldr	r2, [pc, #300]	@ (800146c <HAL_GPIO_Init+0x330>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d101      	bne.n	8001346 <HAL_GPIO_Init+0x20a>
 8001342:	2307      	movs	r3, #7
 8001344:	e00e      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001346:	2308      	movs	r3, #8
 8001348:	e00c      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800134a:	2306      	movs	r3, #6
 800134c:	e00a      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800134e:	2305      	movs	r3, #5
 8001350:	e008      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001352:	2304      	movs	r3, #4
 8001354:	e006      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001356:	2303      	movs	r3, #3
 8001358:	e004      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800135a:	2302      	movs	r3, #2
 800135c:	e002      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800135e:	2301      	movs	r3, #1
 8001360:	e000      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001362:	2300      	movs	r3, #0
 8001364:	69fa      	ldr	r2, [r7, #28]
 8001366:	f002 0203 	and.w	r2, r2, #3
 800136a:	0092      	lsls	r2, r2, #2
 800136c:	4093      	lsls	r3, r2
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001374:	4935      	ldr	r1, [pc, #212]	@ (800144c <HAL_GPIO_Init+0x310>)
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	089b      	lsrs	r3, r3, #2
 800137a:	3302      	adds	r3, #2
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001382:	4b3b      	ldr	r3, [pc, #236]	@ (8001470 <HAL_GPIO_Init+0x334>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d003      	beq.n	80013a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013a6:	4a32      	ldr	r2, [pc, #200]	@ (8001470 <HAL_GPIO_Init+0x334>)
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013ac:	4b30      	ldr	r3, [pc, #192]	@ (8001470 <HAL_GPIO_Init+0x334>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013d0:	4a27      	ldr	r2, [pc, #156]	@ (8001470 <HAL_GPIO_Init+0x334>)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013d6:	4b26      	ldr	r3, [pc, #152]	@ (8001470 <HAL_GPIO_Init+0x334>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	43db      	mvns	r3, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4013      	ands	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001470 <HAL_GPIO_Init+0x334>)
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001400:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <HAL_GPIO_Init+0x334>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4313      	orrs	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001424:	4a12      	ldr	r2, [pc, #72]	@ (8001470 <HAL_GPIO_Init+0x334>)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3301      	adds	r3, #1
 800142e:	61fb      	str	r3, [r7, #28]
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	2b0f      	cmp	r3, #15
 8001434:	f67f ae90 	bls.w	8001158 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001438:	bf00      	nop
 800143a:	bf00      	nop
 800143c:	3724      	adds	r7, #36	@ 0x24
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	40023800 	.word	0x40023800
 800144c:	40013800 	.word	0x40013800
 8001450:	40020000 	.word	0x40020000
 8001454:	40020400 	.word	0x40020400
 8001458:	40020800 	.word	0x40020800
 800145c:	40020c00 	.word	0x40020c00
 8001460:	40021000 	.word	0x40021000
 8001464:	40021400 	.word	0x40021400
 8001468:	40021800 	.word	0x40021800
 800146c:	40021c00 	.word	0x40021c00
 8001470:	40013c00 	.word	0x40013c00

08001474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
 8001480:	4613      	mov	r3, r2
 8001482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001484:	787b      	ldrb	r3, [r7, #1]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800148a:	887a      	ldrh	r2, [r7, #2]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001490:	e003      	b.n	800149a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001492:	887b      	ldrh	r3, [r7, #2]
 8001494:	041a      	lsls	r2, r3, #16
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	619a      	str	r2, [r3, #24]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
	...

080014a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e267      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d075      	beq.n	80015b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014c6:	4b88      	ldr	r3, [pc, #544]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f003 030c 	and.w	r3, r3, #12
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	d00c      	beq.n	80014ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014d2:	4b85      	ldr	r3, [pc, #532]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d112      	bne.n	8001504 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014de:	4b82      	ldr	r3, [pc, #520]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80014ea:	d10b      	bne.n	8001504 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ec:	4b7e      	ldr	r3, [pc, #504]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d05b      	beq.n	80015b0 <HAL_RCC_OscConfig+0x108>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d157      	bne.n	80015b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e242      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800150c:	d106      	bne.n	800151c <HAL_RCC_OscConfig+0x74>
 800150e:	4b76      	ldr	r3, [pc, #472]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a75      	ldr	r2, [pc, #468]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	e01d      	b.n	8001558 <HAL_RCC_OscConfig+0xb0>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001524:	d10c      	bne.n	8001540 <HAL_RCC_OscConfig+0x98>
 8001526:	4b70      	ldr	r3, [pc, #448]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a6f      	ldr	r2, [pc, #444]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 800152c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	4b6d      	ldr	r3, [pc, #436]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a6c      	ldr	r2, [pc, #432]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	e00b      	b.n	8001558 <HAL_RCC_OscConfig+0xb0>
 8001540:	4b69      	ldr	r3, [pc, #420]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a68      	ldr	r2, [pc, #416]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001546:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800154a:	6013      	str	r3, [r2, #0]
 800154c:	4b66      	ldr	r3, [pc, #408]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a65      	ldr	r2, [pc, #404]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001552:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d013      	beq.n	8001588 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001560:	f7ff fcd6 	bl	8000f10 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001568:	f7ff fcd2 	bl	8000f10 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b64      	cmp	r3, #100	@ 0x64
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e207      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157a:	4b5b      	ldr	r3, [pc, #364]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0xc0>
 8001586:	e014      	b.n	80015b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001588:	f7ff fcc2 	bl	8000f10 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001590:	f7ff fcbe 	bl	8000f10 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b64      	cmp	r3, #100	@ 0x64
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e1f3      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015a2:	4b51      	ldr	r3, [pc, #324]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0xe8>
 80015ae:	e000      	b.n	80015b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d063      	beq.n	8001686 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015be:	4b4a      	ldr	r3, [pc, #296]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00b      	beq.n	80015e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ca:	4b47      	ldr	r3, [pc, #284]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d11c      	bne.n	8001610 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015d6:	4b44      	ldr	r3, [pc, #272]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d116      	bne.n	8001610 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e2:	4b41      	ldr	r3, [pc, #260]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d005      	beq.n	80015fa <HAL_RCC_OscConfig+0x152>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d001      	beq.n	80015fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e1c7      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015fa:	4b3b      	ldr	r3, [pc, #236]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	4937      	ldr	r1, [pc, #220]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 800160a:	4313      	orrs	r3, r2
 800160c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800160e:	e03a      	b.n	8001686 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d020      	beq.n	800165a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001618:	4b34      	ldr	r3, [pc, #208]	@ (80016ec <HAL_RCC_OscConfig+0x244>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161e:	f7ff fc77 	bl	8000f10 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001626:	f7ff fc73 	bl	8000f10 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e1a8      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001638:	4b2b      	ldr	r3, [pc, #172]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0f0      	beq.n	8001626 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001644:	4b28      	ldr	r3, [pc, #160]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4925      	ldr	r1, [pc, #148]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 8001654:	4313      	orrs	r3, r2
 8001656:	600b      	str	r3, [r1, #0]
 8001658:	e015      	b.n	8001686 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800165a:	4b24      	ldr	r3, [pc, #144]	@ (80016ec <HAL_RCC_OscConfig+0x244>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001660:	f7ff fc56 	bl	8000f10 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001668:	f7ff fc52 	bl	8000f10 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e187      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800167a:	4b1b      	ldr	r3, [pc, #108]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f0      	bne.n	8001668 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0308 	and.w	r3, r3, #8
 800168e:	2b00      	cmp	r3, #0
 8001690:	d036      	beq.n	8001700 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d016      	beq.n	80016c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <HAL_RCC_OscConfig+0x248>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a0:	f7ff fc36 	bl	8000f10 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016a8:	f7ff fc32 	bl	8000f10 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e167      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <HAL_RCC_OscConfig+0x240>)
 80016bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0x200>
 80016c6:	e01b      	b.n	8001700 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c8:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <HAL_RCC_OscConfig+0x248>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ce:	f7ff fc1f 	bl	8000f10 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d4:	e00e      	b.n	80016f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d6:	f7ff fc1b 	bl	8000f10 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d907      	bls.n	80016f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e150      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
 80016e8:	40023800 	.word	0x40023800
 80016ec:	42470000 	.word	0x42470000
 80016f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f4:	4b88      	ldr	r3, [pc, #544]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80016f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ea      	bne.n	80016d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 8097 	beq.w	800183c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170e:	2300      	movs	r3, #0
 8001710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001712:	4b81      	ldr	r3, [pc, #516]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10f      	bne.n	800173e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	4b7d      	ldr	r3, [pc, #500]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	4a7c      	ldr	r2, [pc, #496]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800172c:	6413      	str	r3, [r2, #64]	@ 0x40
 800172e:	4b7a      	ldr	r3, [pc, #488]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800173a:	2301      	movs	r3, #1
 800173c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173e:	4b77      	ldr	r3, [pc, #476]	@ (800191c <HAL_RCC_OscConfig+0x474>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001746:	2b00      	cmp	r3, #0
 8001748:	d118      	bne.n	800177c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800174a:	4b74      	ldr	r3, [pc, #464]	@ (800191c <HAL_RCC_OscConfig+0x474>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a73      	ldr	r2, [pc, #460]	@ (800191c <HAL_RCC_OscConfig+0x474>)
 8001750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001756:	f7ff fbdb 	bl	8000f10 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800175c:	e008      	b.n	8001770 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800175e:	f7ff fbd7 	bl	8000f10 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e10c      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001770:	4b6a      	ldr	r3, [pc, #424]	@ (800191c <HAL_RCC_OscConfig+0x474>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001778:	2b00      	cmp	r3, #0
 800177a:	d0f0      	beq.n	800175e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d106      	bne.n	8001792 <HAL_RCC_OscConfig+0x2ea>
 8001784:	4b64      	ldr	r3, [pc, #400]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001788:	4a63      	ldr	r2, [pc, #396]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001790:	e01c      	b.n	80017cc <HAL_RCC_OscConfig+0x324>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	2b05      	cmp	r3, #5
 8001798:	d10c      	bne.n	80017b4 <HAL_RCC_OscConfig+0x30c>
 800179a:	4b5f      	ldr	r3, [pc, #380]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 800179c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800179e:	4a5e      	ldr	r2, [pc, #376]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80017a6:	4b5c      	ldr	r3, [pc, #368]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80017b2:	e00b      	b.n	80017cc <HAL_RCC_OscConfig+0x324>
 80017b4:	4b58      	ldr	r3, [pc, #352]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017b8:	4a57      	ldr	r2, [pc, #348]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6713      	str	r3, [r2, #112]	@ 0x70
 80017c0:	4b55      	ldr	r3, [pc, #340]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c4:	4a54      	ldr	r2, [pc, #336]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017c6:	f023 0304 	bic.w	r3, r3, #4
 80017ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d015      	beq.n	8001800 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d4:	f7ff fb9c 	bl	8000f10 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017da:	e00a      	b.n	80017f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017dc:	f7ff fb98 	bl	8000f10 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e0cb      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f2:	4b49      	ldr	r3, [pc, #292]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80017f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d0ee      	beq.n	80017dc <HAL_RCC_OscConfig+0x334>
 80017fe:	e014      	b.n	800182a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001800:	f7ff fb86 	bl	8000f10 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001806:	e00a      	b.n	800181e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001808:	f7ff fb82 	bl	8000f10 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001816:	4293      	cmp	r3, r2
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e0b5      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181e:	4b3e      	ldr	r3, [pc, #248]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1ee      	bne.n	8001808 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800182a:	7dfb      	ldrb	r3, [r7, #23]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d105      	bne.n	800183c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001830:	4b39      	ldr	r3, [pc, #228]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	4a38      	ldr	r2, [pc, #224]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800183a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 80a1 	beq.w	8001988 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001846:	4b34      	ldr	r3, [pc, #208]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
 800184e:	2b08      	cmp	r3, #8
 8001850:	d05c      	beq.n	800190c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d141      	bne.n	80018de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185a:	4b31      	ldr	r3, [pc, #196]	@ (8001920 <HAL_RCC_OscConfig+0x478>)
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001860:	f7ff fb56 	bl	8000f10 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001868:	f7ff fb52 	bl	8000f10 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e087      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800187a:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1f0      	bne.n	8001868 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69da      	ldr	r2, [r3, #28]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a1b      	ldr	r3, [r3, #32]
 800188e:	431a      	orrs	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001894:	019b      	lsls	r3, r3, #6
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189c:	085b      	lsrs	r3, r3, #1
 800189e:	3b01      	subs	r3, #1
 80018a0:	041b      	lsls	r3, r3, #16
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a8:	061b      	lsls	r3, r3, #24
 80018aa:	491b      	ldr	r1, [pc, #108]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <HAL_RCC_OscConfig+0x478>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b6:	f7ff fb2b 	bl	8000f10 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018be:	f7ff fb27 	bl	8000f10 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e05c      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f0      	beq.n	80018be <HAL_RCC_OscConfig+0x416>
 80018dc:	e054      	b.n	8001988 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <HAL_RCC_OscConfig+0x478>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7ff fb14 	bl	8000f10 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ec:	f7ff fb10 	bl	8000f10 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e045      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_RCC_OscConfig+0x470>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1f0      	bne.n	80018ec <HAL_RCC_OscConfig+0x444>
 800190a:	e03d      	b.n	8001988 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d107      	bne.n	8001924 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e038      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
 8001918:	40023800 	.word	0x40023800
 800191c:	40007000 	.word	0x40007000
 8001920:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001924:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <HAL_RCC_OscConfig+0x4ec>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d028      	beq.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d121      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800194a:	429a      	cmp	r2, r3
 800194c:	d11a      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001954:	4013      	ands	r3, r2
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800195a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800195c:	4293      	cmp	r3, r2
 800195e:	d111      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196a:	085b      	lsrs	r3, r3, #1
 800196c:	3b01      	subs	r3, #1
 800196e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001970:	429a      	cmp	r2, r3
 8001972:	d107      	bne.n	8001984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001980:	429a      	cmp	r2, r3
 8001982:	d001      	beq.n	8001988 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3718      	adds	r7, #24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40023800 	.word	0x40023800

08001998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e0cc      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019ac:	4b68      	ldr	r3, [pc, #416]	@ (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0307 	and.w	r3, r3, #7
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d90c      	bls.n	80019d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ba:	4b65      	ldr	r3, [pc, #404]	@ (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 80019bc:	683a      	ldr	r2, [r7, #0]
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c2:	4b63      	ldr	r3, [pc, #396]	@ (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d001      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e0b8      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0302 	and.w	r3, r3, #2
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d020      	beq.n	8001a22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ec:	4b59      	ldr	r3, [pc, #356]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	4a58      	ldr	r2, [pc, #352]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0308 	and.w	r3, r3, #8
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d005      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a04:	4b53      	ldr	r3, [pc, #332]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	4a52      	ldr	r2, [pc, #328]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a10:	4b50      	ldr	r3, [pc, #320]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	494d      	ldr	r1, [pc, #308]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d044      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	4b47      	ldr	r3, [pc, #284]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d119      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e07f      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d003      	beq.n	8001a56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a52:	2b03      	cmp	r3, #3
 8001a54:	d107      	bne.n	8001a66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a56:	4b3f      	ldr	r3, [pc, #252]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d109      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e06f      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a66:	4b3b      	ldr	r3, [pc, #236]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e067      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a76:	4b37      	ldr	r3, [pc, #220]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f023 0203 	bic.w	r2, r3, #3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	4934      	ldr	r1, [pc, #208]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a88:	f7ff fa42 	bl	8000f10 <HAL_GetTick>
 8001a8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8e:	e00a      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a90:	f7ff fa3e 	bl	8000f10 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e04f      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 020c 	and.w	r2, r3, #12
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d1eb      	bne.n	8001a90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ab8:	4b25      	ldr	r3, [pc, #148]	@ (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d20c      	bcs.n	8001ae0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ac6:	4b22      	ldr	r3, [pc, #136]	@ (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ace:	4b20      	ldr	r3, [pc, #128]	@ (8001b50 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0307 	and.w	r3, r3, #7
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d001      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e032      	b.n	8001b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0304 	and.w	r3, r3, #4
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d008      	beq.n	8001afe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aec:	4b19      	ldr	r3, [pc, #100]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	4916      	ldr	r1, [pc, #88]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d009      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b0a:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	490e      	ldr	r1, [pc, #56]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b1e:	f000 f821 	bl	8001b64 <HAL_RCC_GetSysClockFreq>
 8001b22:	4602      	mov	r2, r0
 8001b24:	4b0b      	ldr	r3, [pc, #44]	@ (8001b54 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	091b      	lsrs	r3, r3, #4
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	490a      	ldr	r1, [pc, #40]	@ (8001b58 <HAL_RCC_ClockConfig+0x1c0>)
 8001b30:	5ccb      	ldrb	r3, [r1, r3]
 8001b32:	fa22 f303 	lsr.w	r3, r2, r3
 8001b36:	4a09      	ldr	r2, [pc, #36]	@ (8001b5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b3a:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <HAL_RCC_ClockConfig+0x1c8>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff f9a2 	bl	8000e88 <HAL_InitTick>

  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40023c00 	.word	0x40023c00
 8001b54:	40023800 	.word	0x40023800
 8001b58:	080031ac 	.word	0x080031ac
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	20000004 	.word	0x20000004

08001b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b68:	b090      	sub	sp, #64	@ 0x40
 8001b6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b70:	2300      	movs	r3, #0
 8001b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b74:	2300      	movs	r3, #0
 8001b76:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b7c:	4b59      	ldr	r3, [pc, #356]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 030c 	and.w	r3, r3, #12
 8001b84:	2b08      	cmp	r3, #8
 8001b86:	d00d      	beq.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	f200 80a1 	bhi.w	8001cd0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d002      	beq.n	8001b98 <HAL_RCC_GetSysClockFreq+0x34>
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	d003      	beq.n	8001b9e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b96:	e09b      	b.n	8001cd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b98:	4b53      	ldr	r3, [pc, #332]	@ (8001ce8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001b9c:	e09b      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b9e:	4b53      	ldr	r3, [pc, #332]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x188>)
 8001ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ba2:	e098      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ba4:	4b4f      	ldr	r3, [pc, #316]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bac:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bae:	4b4d      	ldr	r3, [pc, #308]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d028      	beq.n	8001c0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bba:	4b4a      	ldr	r3, [pc, #296]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	099b      	lsrs	r3, r3, #6
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	623b      	str	r3, [r7, #32]
 8001bc4:	627a      	str	r2, [r7, #36]	@ 0x24
 8001bc6:	6a3b      	ldr	r3, [r7, #32]
 8001bc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4b47      	ldr	r3, [pc, #284]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x188>)
 8001bd0:	fb03 f201 	mul.w	r2, r3, r1
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	fb00 f303 	mul.w	r3, r0, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	4a43      	ldr	r2, [pc, #268]	@ (8001cec <HAL_RCC_GetSysClockFreq+0x188>)
 8001bde:	fba0 1202 	umull	r1, r2, r0, r2
 8001be2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001be4:	460a      	mov	r2, r1
 8001be6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bea:	4413      	add	r3, r2
 8001bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	61fa      	str	r2, [r7, #28]
 8001bf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001bfe:	f7fe fb37 	bl	8000270 <__aeabi_uldivmod>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4613      	mov	r3, r2
 8001c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c0a:	e053      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c0c:	4b35      	ldr	r3, [pc, #212]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	099b      	lsrs	r3, r3, #6
 8001c12:	2200      	movs	r2, #0
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	617a      	str	r2, [r7, #20]
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c1e:	f04f 0b00 	mov.w	fp, #0
 8001c22:	4652      	mov	r2, sl
 8001c24:	465b      	mov	r3, fp
 8001c26:	f04f 0000 	mov.w	r0, #0
 8001c2a:	f04f 0100 	mov.w	r1, #0
 8001c2e:	0159      	lsls	r1, r3, #5
 8001c30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c34:	0150      	lsls	r0, r2, #5
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	ebb2 080a 	subs.w	r8, r2, sl
 8001c3e:	eb63 090b 	sbc.w	r9, r3, fp
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	f04f 0300 	mov.w	r3, #0
 8001c4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c56:	ebb2 0408 	subs.w	r4, r2, r8
 8001c5a:	eb63 0509 	sbc.w	r5, r3, r9
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	00eb      	lsls	r3, r5, #3
 8001c68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c6c:	00e2      	lsls	r2, r4, #3
 8001c6e:	4614      	mov	r4, r2
 8001c70:	461d      	mov	r5, r3
 8001c72:	eb14 030a 	adds.w	r3, r4, sl
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	eb45 030b 	adc.w	r3, r5, fp
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	f04f 0300 	mov.w	r3, #0
 8001c86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c8a:	4629      	mov	r1, r5
 8001c8c:	028b      	lsls	r3, r1, #10
 8001c8e:	4621      	mov	r1, r4
 8001c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c94:	4621      	mov	r1, r4
 8001c96:	028a      	lsls	r2, r1, #10
 8001c98:	4610      	mov	r0, r2
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	60fa      	str	r2, [r7, #12]
 8001ca4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ca8:	f7fe fae2 	bl	8000270 <__aeabi_uldivmod>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	0c1b      	lsrs	r3, r3, #16
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8001cc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cce:	e002      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3740      	adds	r7, #64	@ 0x40
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	00f42400 	.word	0x00f42400
 8001cec:	017d7840 	.word	0x017d7840

08001cf0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e07b      	b.n	8001dfa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d108      	bne.n	8001d1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d12:	d009      	beq.n	8001d28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
 8001d1a:	e005      	b.n	8001d28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d106      	bne.n	8001d48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7fe ff28 	bl	8000b98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dac:	ea42 0103 	orr.w	r1, r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	0c1b      	lsrs	r3, r3, #16
 8001dc6:	f003 0104 	and.w	r1, r3, #4
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dce:	f003 0210 	and.w	r2, r3, #16
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	69da      	ldr	r2, [r3, #28]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001de8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b08c      	sub	sp, #48	@ 0x30
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
 8001e0e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001e10:	2301      	movs	r3, #1
 8001e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_SPI_TransmitReceive+0x26>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e198      	b.n	800215a <HAL_SPI_TransmitReceive+0x358>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e30:	f7ff f86e 	bl	8000f10 <HAL_GetTick>
 8001e34:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001e46:	887b      	ldrh	r3, [r7, #2]
 8001e48:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e4a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d00f      	beq.n	8001e72 <HAL_SPI_TransmitReceive+0x70>
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001e58:	d107      	bne.n	8001e6a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d103      	bne.n	8001e6a <HAL_SPI_TransmitReceive+0x68>
 8001e62:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	d003      	beq.n	8001e72 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8001e70:	e16d      	b.n	800214e <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <HAL_SPI_TransmitReceive+0x82>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <HAL_SPI_TransmitReceive+0x82>
 8001e7e:	887b      	ldrh	r3, [r7, #2]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d103      	bne.n	8001e8c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8001e8a:	e160      	b.n	800214e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d003      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2205      	movs	r2, #5
 8001e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	887a      	ldrh	r2, [r7, #2]
 8001eb6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	887a      	ldrh	r2, [r7, #2]
 8001ec2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	887a      	ldrh	r2, [r7, #2]
 8001ec8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ee0:	2b40      	cmp	r3, #64	@ 0x40
 8001ee2:	d007      	beq.n	8001ef4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001efc:	d17c      	bne.n	8001ff8 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d002      	beq.n	8001f0c <HAL_SPI_TransmitReceive+0x10a>
 8001f06:	8b7b      	ldrh	r3, [r7, #26]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d16a      	bne.n	8001fe2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	881a      	ldrh	r2, [r3, #0]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	1c9a      	adds	r2, r3, #2
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f30:	e057      	b.n	8001fe2 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d11b      	bne.n	8001f78 <HAL_SPI_TransmitReceive+0x176>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d016      	beq.n	8001f78 <HAL_SPI_TransmitReceive+0x176>
 8001f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d113      	bne.n	8001f78 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	881a      	ldrh	r2, [r3, #0]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f60:	1c9a      	adds	r2, r3, #2
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d119      	bne.n	8001fba <HAL_SPI_TransmitReceive+0x1b8>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d014      	beq.n	8001fba <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f9a:	b292      	uxth	r2, r2
 8001f9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fa2:	1c9a      	adds	r2, r3, #2
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001fba:	f7fe ffa9 	bl	8000f10 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d80b      	bhi.n	8001fe2 <HAL_SPI_TransmitReceive+0x1e0>
 8001fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fd0:	d007      	beq.n	8001fe2 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8001fe0:	e0b5      	b.n	800214e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1a2      	bne.n	8001f32 <HAL_SPI_TransmitReceive+0x130>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d19d      	bne.n	8001f32 <HAL_SPI_TransmitReceive+0x130>
 8001ff6:	e080      	b.n	80020fa <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <HAL_SPI_TransmitReceive+0x204>
 8002000:	8b7b      	ldrh	r3, [r7, #26]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d16f      	bne.n	80020e6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	330c      	adds	r3, #12
 8002010:	7812      	ldrb	r2, [r2, #0]
 8002012:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002018:	1c5a      	adds	r2, r3, #1
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002022:	b29b      	uxth	r3, r3
 8002024:	3b01      	subs	r3, #1
 8002026:	b29a      	uxth	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800202c:	e05b      	b.n	80020e6 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b02      	cmp	r3, #2
 800203a:	d11c      	bne.n	8002076 <HAL_SPI_TransmitReceive+0x274>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002040:	b29b      	uxth	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d017      	beq.n	8002076 <HAL_SPI_TransmitReceive+0x274>
 8002046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002048:	2b01      	cmp	r3, #1
 800204a:	d114      	bne.n	8002076 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	330c      	adds	r3, #12
 8002056:	7812      	ldrb	r2, [r2, #0]
 8002058:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002068:	b29b      	uxth	r3, r3
 800206a:	3b01      	subs	r3, #1
 800206c:	b29a      	uxth	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002072:	2300      	movs	r3, #0
 8002074:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b01      	cmp	r3, #1
 8002082:	d119      	bne.n	80020b8 <HAL_SPI_TransmitReceive+0x2b6>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002088:	b29b      	uxth	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d014      	beq.n	80020b8 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	3b01      	subs	r3, #1
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80020b4:	2301      	movs	r3, #1
 80020b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80020b8:	f7fe ff2a 	bl	8000f10 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d803      	bhi.n	80020d0 <HAL_SPI_TransmitReceive+0x2ce>
 80020c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020ce:	d102      	bne.n	80020d6 <HAL_SPI_TransmitReceive+0x2d4>
 80020d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d107      	bne.n	80020e6 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80020e4:	e033      	b.n	800214e <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d19e      	bne.n	800202e <HAL_SPI_TransmitReceive+0x22c>
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d199      	bne.n	800202e <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80020fe:	68f8      	ldr	r0, [r7, #12]
 8002100:	f000 f8b8 	bl	8002274 <SPI_EndRxTxTransaction>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d006      	beq.n	8002118 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2220      	movs	r2, #32
 8002114:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8002116:	e01a      	b.n	800214e <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10a      	bne.n	8002136 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	617b      	str	r3, [r7, #20]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002144:	e003      	b.n	800214e <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002156:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800215a:	4618      	mov	r0, r3
 800215c:	3730      	adds	r7, #48	@ 0x30
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b088      	sub	sp, #32
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	603b      	str	r3, [r7, #0]
 8002170:	4613      	mov	r3, r2
 8002172:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002174:	f7fe fecc 	bl	8000f10 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217c:	1a9b      	subs	r3, r3, r2
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	4413      	add	r3, r2
 8002182:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002184:	f7fe fec4 	bl	8000f10 <HAL_GetTick>
 8002188:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800218a:	4b39      	ldr	r3, [pc, #228]	@ (8002270 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	015b      	lsls	r3, r3, #5
 8002190:	0d1b      	lsrs	r3, r3, #20
 8002192:	69fa      	ldr	r2, [r7, #28]
 8002194:	fb02 f303 	mul.w	r3, r2, r3
 8002198:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800219a:	e054      	b.n	8002246 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021a2:	d050      	beq.n	8002246 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80021a4:	f7fe feb4 	bl	8000f10 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d902      	bls.n	80021ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d13d      	bne.n	8002236 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80021c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80021d2:	d111      	bne.n	80021f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021dc:	d004      	beq.n	80021e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021e6:	d107      	bne.n	80021f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002200:	d10f      	bne.n	8002222 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002220:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2201      	movs	r2, #1
 8002226:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e017      	b.n	8002266 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	3b01      	subs	r3, #1
 8002244:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	4013      	ands	r3, r2
 8002250:	68ba      	ldr	r2, [r7, #8]
 8002252:	429a      	cmp	r2, r3
 8002254:	bf0c      	ite	eq
 8002256:	2301      	moveq	r3, #1
 8002258:	2300      	movne	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	461a      	mov	r2, r3
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	429a      	cmp	r2, r3
 8002262:	d19b      	bne.n	800219c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3720      	adds	r7, #32
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000000 	.word	0x20000000

08002274 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af02      	add	r7, sp, #8
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	2201      	movs	r2, #1
 8002288:	2102      	movs	r1, #2
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f7ff ff6a 	bl	8002164 <SPI_WaitFlagStateUntilTimeout>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800229a:	f043 0220 	orr.w	r2, r3, #32
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e032      	b.n	800230c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80022a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <SPI_EndRxTxTransaction+0xa0>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002318 <SPI_EndRxTxTransaction+0xa4>)
 80022ac:	fba2 2303 	umull	r2, r3, r2, r3
 80022b0:	0d5b      	lsrs	r3, r3, #21
 80022b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022b6:	fb02 f303 	mul.w	r3, r2, r3
 80022ba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022c4:	d112      	bne.n	80022ec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	2200      	movs	r2, #0
 80022ce:	2180      	movs	r1, #128	@ 0x80
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f7ff ff47 	bl	8002164 <SPI_WaitFlagStateUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d016      	beq.n	800230a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e0:	f043 0220 	orr.w	r2, r3, #32
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e00f      	b.n	800230c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00a      	beq.n	8002308 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002302:	2b80      	cmp	r3, #128	@ 0x80
 8002304:	d0f2      	beq.n	80022ec <SPI_EndRxTxTransaction+0x78>
 8002306:	e000      	b.n	800230a <SPI_EndRxTxTransaction+0x96>
        break;
 8002308:	bf00      	nop
  }

  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000000 	.word	0x20000000
 8002318:	165e9f81 	.word	0x165e9f81

0800231c <std>:
 800231c:	2300      	movs	r3, #0
 800231e:	b510      	push	{r4, lr}
 8002320:	4604      	mov	r4, r0
 8002322:	e9c0 3300 	strd	r3, r3, [r0]
 8002326:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800232a:	6083      	str	r3, [r0, #8]
 800232c:	8181      	strh	r1, [r0, #12]
 800232e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002330:	81c2      	strh	r2, [r0, #14]
 8002332:	6183      	str	r3, [r0, #24]
 8002334:	4619      	mov	r1, r3
 8002336:	2208      	movs	r2, #8
 8002338:	305c      	adds	r0, #92	@ 0x5c
 800233a:	f000 f906 	bl	800254a <memset>
 800233e:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <std+0x58>)
 8002340:	6263      	str	r3, [r4, #36]	@ 0x24
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <std+0x5c>)
 8002344:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002346:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <std+0x60>)
 8002348:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800234a:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <std+0x64>)
 800234c:	6323      	str	r3, [r4, #48]	@ 0x30
 800234e:	4b0d      	ldr	r3, [pc, #52]	@ (8002384 <std+0x68>)
 8002350:	6224      	str	r4, [r4, #32]
 8002352:	429c      	cmp	r4, r3
 8002354:	d006      	beq.n	8002364 <std+0x48>
 8002356:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800235a:	4294      	cmp	r4, r2
 800235c:	d002      	beq.n	8002364 <std+0x48>
 800235e:	33d0      	adds	r3, #208	@ 0xd0
 8002360:	429c      	cmp	r4, r3
 8002362:	d105      	bne.n	8002370 <std+0x54>
 8002364:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800236c:	f000 b966 	b.w	800263c <__retarget_lock_init_recursive>
 8002370:	bd10      	pop	{r4, pc}
 8002372:	bf00      	nop
 8002374:	080024c5 	.word	0x080024c5
 8002378:	080024e7 	.word	0x080024e7
 800237c:	0800251f 	.word	0x0800251f
 8002380:	08002543 	.word	0x08002543
 8002384:	200000ec 	.word	0x200000ec

08002388 <stdio_exit_handler>:
 8002388:	4a02      	ldr	r2, [pc, #8]	@ (8002394 <stdio_exit_handler+0xc>)
 800238a:	4903      	ldr	r1, [pc, #12]	@ (8002398 <stdio_exit_handler+0x10>)
 800238c:	4803      	ldr	r0, [pc, #12]	@ (800239c <stdio_exit_handler+0x14>)
 800238e:	f000 b869 	b.w	8002464 <_fwalk_sglue>
 8002392:	bf00      	nop
 8002394:	2000000c 	.word	0x2000000c
 8002398:	08002ed9 	.word	0x08002ed9
 800239c:	2000001c 	.word	0x2000001c

080023a0 <cleanup_stdio>:
 80023a0:	6841      	ldr	r1, [r0, #4]
 80023a2:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <cleanup_stdio+0x34>)
 80023a4:	4299      	cmp	r1, r3
 80023a6:	b510      	push	{r4, lr}
 80023a8:	4604      	mov	r4, r0
 80023aa:	d001      	beq.n	80023b0 <cleanup_stdio+0x10>
 80023ac:	f000 fd94 	bl	8002ed8 <_fflush_r>
 80023b0:	68a1      	ldr	r1, [r4, #8]
 80023b2:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <cleanup_stdio+0x38>)
 80023b4:	4299      	cmp	r1, r3
 80023b6:	d002      	beq.n	80023be <cleanup_stdio+0x1e>
 80023b8:	4620      	mov	r0, r4
 80023ba:	f000 fd8d 	bl	8002ed8 <_fflush_r>
 80023be:	68e1      	ldr	r1, [r4, #12]
 80023c0:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <cleanup_stdio+0x3c>)
 80023c2:	4299      	cmp	r1, r3
 80023c4:	d004      	beq.n	80023d0 <cleanup_stdio+0x30>
 80023c6:	4620      	mov	r0, r4
 80023c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023cc:	f000 bd84 	b.w	8002ed8 <_fflush_r>
 80023d0:	bd10      	pop	{r4, pc}
 80023d2:	bf00      	nop
 80023d4:	200000ec 	.word	0x200000ec
 80023d8:	20000154 	.word	0x20000154
 80023dc:	200001bc 	.word	0x200001bc

080023e0 <global_stdio_init.part.0>:
 80023e0:	b510      	push	{r4, lr}
 80023e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <global_stdio_init.part.0+0x30>)
 80023e4:	4c0b      	ldr	r4, [pc, #44]	@ (8002414 <global_stdio_init.part.0+0x34>)
 80023e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002418 <global_stdio_init.part.0+0x38>)
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	4620      	mov	r0, r4
 80023ec:	2200      	movs	r2, #0
 80023ee:	2104      	movs	r1, #4
 80023f0:	f7ff ff94 	bl	800231c <std>
 80023f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80023f8:	2201      	movs	r2, #1
 80023fa:	2109      	movs	r1, #9
 80023fc:	f7ff ff8e 	bl	800231c <std>
 8002400:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002404:	2202      	movs	r2, #2
 8002406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800240a:	2112      	movs	r1, #18
 800240c:	f7ff bf86 	b.w	800231c <std>
 8002410:	20000224 	.word	0x20000224
 8002414:	200000ec 	.word	0x200000ec
 8002418:	08002389 	.word	0x08002389

0800241c <__sfp_lock_acquire>:
 800241c:	4801      	ldr	r0, [pc, #4]	@ (8002424 <__sfp_lock_acquire+0x8>)
 800241e:	f000 b90e 	b.w	800263e <__retarget_lock_acquire_recursive>
 8002422:	bf00      	nop
 8002424:	2000022d 	.word	0x2000022d

08002428 <__sfp_lock_release>:
 8002428:	4801      	ldr	r0, [pc, #4]	@ (8002430 <__sfp_lock_release+0x8>)
 800242a:	f000 b909 	b.w	8002640 <__retarget_lock_release_recursive>
 800242e:	bf00      	nop
 8002430:	2000022d 	.word	0x2000022d

08002434 <__sinit>:
 8002434:	b510      	push	{r4, lr}
 8002436:	4604      	mov	r4, r0
 8002438:	f7ff fff0 	bl	800241c <__sfp_lock_acquire>
 800243c:	6a23      	ldr	r3, [r4, #32]
 800243e:	b11b      	cbz	r3, 8002448 <__sinit+0x14>
 8002440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002444:	f7ff bff0 	b.w	8002428 <__sfp_lock_release>
 8002448:	4b04      	ldr	r3, [pc, #16]	@ (800245c <__sinit+0x28>)
 800244a:	6223      	str	r3, [r4, #32]
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <__sinit+0x2c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f5      	bne.n	8002440 <__sinit+0xc>
 8002454:	f7ff ffc4 	bl	80023e0 <global_stdio_init.part.0>
 8002458:	e7f2      	b.n	8002440 <__sinit+0xc>
 800245a:	bf00      	nop
 800245c:	080023a1 	.word	0x080023a1
 8002460:	20000224 	.word	0x20000224

08002464 <_fwalk_sglue>:
 8002464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002468:	4607      	mov	r7, r0
 800246a:	4688      	mov	r8, r1
 800246c:	4614      	mov	r4, r2
 800246e:	2600      	movs	r6, #0
 8002470:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002474:	f1b9 0901 	subs.w	r9, r9, #1
 8002478:	d505      	bpl.n	8002486 <_fwalk_sglue+0x22>
 800247a:	6824      	ldr	r4, [r4, #0]
 800247c:	2c00      	cmp	r4, #0
 800247e:	d1f7      	bne.n	8002470 <_fwalk_sglue+0xc>
 8002480:	4630      	mov	r0, r6
 8002482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002486:	89ab      	ldrh	r3, [r5, #12]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d907      	bls.n	800249c <_fwalk_sglue+0x38>
 800248c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002490:	3301      	adds	r3, #1
 8002492:	d003      	beq.n	800249c <_fwalk_sglue+0x38>
 8002494:	4629      	mov	r1, r5
 8002496:	4638      	mov	r0, r7
 8002498:	47c0      	blx	r8
 800249a:	4306      	orrs	r6, r0
 800249c:	3568      	adds	r5, #104	@ 0x68
 800249e:	e7e9      	b.n	8002474 <_fwalk_sglue+0x10>

080024a0 <iprintf>:
 80024a0:	b40f      	push	{r0, r1, r2, r3}
 80024a2:	b507      	push	{r0, r1, r2, lr}
 80024a4:	4906      	ldr	r1, [pc, #24]	@ (80024c0 <iprintf+0x20>)
 80024a6:	ab04      	add	r3, sp, #16
 80024a8:	6808      	ldr	r0, [r1, #0]
 80024aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80024ae:	6881      	ldr	r1, [r0, #8]
 80024b0:	9301      	str	r3, [sp, #4]
 80024b2:	f000 f9e9 	bl	8002888 <_vfiprintf_r>
 80024b6:	b003      	add	sp, #12
 80024b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80024bc:	b004      	add	sp, #16
 80024be:	4770      	bx	lr
 80024c0:	20000018 	.word	0x20000018

080024c4 <__sread>:
 80024c4:	b510      	push	{r4, lr}
 80024c6:	460c      	mov	r4, r1
 80024c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024cc:	f000 f868 	bl	80025a0 <_read_r>
 80024d0:	2800      	cmp	r0, #0
 80024d2:	bfab      	itete	ge
 80024d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80024d6:	89a3      	ldrhlt	r3, [r4, #12]
 80024d8:	181b      	addge	r3, r3, r0
 80024da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80024de:	bfac      	ite	ge
 80024e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80024e2:	81a3      	strhlt	r3, [r4, #12]
 80024e4:	bd10      	pop	{r4, pc}

080024e6 <__swrite>:
 80024e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024ea:	461f      	mov	r7, r3
 80024ec:	898b      	ldrh	r3, [r1, #12]
 80024ee:	05db      	lsls	r3, r3, #23
 80024f0:	4605      	mov	r5, r0
 80024f2:	460c      	mov	r4, r1
 80024f4:	4616      	mov	r6, r2
 80024f6:	d505      	bpl.n	8002504 <__swrite+0x1e>
 80024f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024fc:	2302      	movs	r3, #2
 80024fe:	2200      	movs	r2, #0
 8002500:	f000 f83c 	bl	800257c <_lseek_r>
 8002504:	89a3      	ldrh	r3, [r4, #12]
 8002506:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800250a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800250e:	81a3      	strh	r3, [r4, #12]
 8002510:	4632      	mov	r2, r6
 8002512:	463b      	mov	r3, r7
 8002514:	4628      	mov	r0, r5
 8002516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800251a:	f000 b853 	b.w	80025c4 <_write_r>

0800251e <__sseek>:
 800251e:	b510      	push	{r4, lr}
 8002520:	460c      	mov	r4, r1
 8002522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002526:	f000 f829 	bl	800257c <_lseek_r>
 800252a:	1c43      	adds	r3, r0, #1
 800252c:	89a3      	ldrh	r3, [r4, #12]
 800252e:	bf15      	itete	ne
 8002530:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002532:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002536:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800253a:	81a3      	strheq	r3, [r4, #12]
 800253c:	bf18      	it	ne
 800253e:	81a3      	strhne	r3, [r4, #12]
 8002540:	bd10      	pop	{r4, pc}

08002542 <__sclose>:
 8002542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002546:	f000 b809 	b.w	800255c <_close_r>

0800254a <memset>:
 800254a:	4402      	add	r2, r0
 800254c:	4603      	mov	r3, r0
 800254e:	4293      	cmp	r3, r2
 8002550:	d100      	bne.n	8002554 <memset+0xa>
 8002552:	4770      	bx	lr
 8002554:	f803 1b01 	strb.w	r1, [r3], #1
 8002558:	e7f9      	b.n	800254e <memset+0x4>
	...

0800255c <_close_r>:
 800255c:	b538      	push	{r3, r4, r5, lr}
 800255e:	4d06      	ldr	r5, [pc, #24]	@ (8002578 <_close_r+0x1c>)
 8002560:	2300      	movs	r3, #0
 8002562:	4604      	mov	r4, r0
 8002564:	4608      	mov	r0, r1
 8002566:	602b      	str	r3, [r5, #0]
 8002568:	f7fe fbc6 	bl	8000cf8 <_close>
 800256c:	1c43      	adds	r3, r0, #1
 800256e:	d102      	bne.n	8002576 <_close_r+0x1a>
 8002570:	682b      	ldr	r3, [r5, #0]
 8002572:	b103      	cbz	r3, 8002576 <_close_r+0x1a>
 8002574:	6023      	str	r3, [r4, #0]
 8002576:	bd38      	pop	{r3, r4, r5, pc}
 8002578:	20000228 	.word	0x20000228

0800257c <_lseek_r>:
 800257c:	b538      	push	{r3, r4, r5, lr}
 800257e:	4d07      	ldr	r5, [pc, #28]	@ (800259c <_lseek_r+0x20>)
 8002580:	4604      	mov	r4, r0
 8002582:	4608      	mov	r0, r1
 8002584:	4611      	mov	r1, r2
 8002586:	2200      	movs	r2, #0
 8002588:	602a      	str	r2, [r5, #0]
 800258a:	461a      	mov	r2, r3
 800258c:	f7fe fbdb 	bl	8000d46 <_lseek>
 8002590:	1c43      	adds	r3, r0, #1
 8002592:	d102      	bne.n	800259a <_lseek_r+0x1e>
 8002594:	682b      	ldr	r3, [r5, #0]
 8002596:	b103      	cbz	r3, 800259a <_lseek_r+0x1e>
 8002598:	6023      	str	r3, [r4, #0]
 800259a:	bd38      	pop	{r3, r4, r5, pc}
 800259c:	20000228 	.word	0x20000228

080025a0 <_read_r>:
 80025a0:	b538      	push	{r3, r4, r5, lr}
 80025a2:	4d07      	ldr	r5, [pc, #28]	@ (80025c0 <_read_r+0x20>)
 80025a4:	4604      	mov	r4, r0
 80025a6:	4608      	mov	r0, r1
 80025a8:	4611      	mov	r1, r2
 80025aa:	2200      	movs	r2, #0
 80025ac:	602a      	str	r2, [r5, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	f7fe fb69 	bl	8000c86 <_read>
 80025b4:	1c43      	adds	r3, r0, #1
 80025b6:	d102      	bne.n	80025be <_read_r+0x1e>
 80025b8:	682b      	ldr	r3, [r5, #0]
 80025ba:	b103      	cbz	r3, 80025be <_read_r+0x1e>
 80025bc:	6023      	str	r3, [r4, #0]
 80025be:	bd38      	pop	{r3, r4, r5, pc}
 80025c0:	20000228 	.word	0x20000228

080025c4 <_write_r>:
 80025c4:	b538      	push	{r3, r4, r5, lr}
 80025c6:	4d07      	ldr	r5, [pc, #28]	@ (80025e4 <_write_r+0x20>)
 80025c8:	4604      	mov	r4, r0
 80025ca:	4608      	mov	r0, r1
 80025cc:	4611      	mov	r1, r2
 80025ce:	2200      	movs	r2, #0
 80025d0:	602a      	str	r2, [r5, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	f7fe fb74 	bl	8000cc0 <_write>
 80025d8:	1c43      	adds	r3, r0, #1
 80025da:	d102      	bne.n	80025e2 <_write_r+0x1e>
 80025dc:	682b      	ldr	r3, [r5, #0]
 80025de:	b103      	cbz	r3, 80025e2 <_write_r+0x1e>
 80025e0:	6023      	str	r3, [r4, #0]
 80025e2:	bd38      	pop	{r3, r4, r5, pc}
 80025e4:	20000228 	.word	0x20000228

080025e8 <__errno>:
 80025e8:	4b01      	ldr	r3, [pc, #4]	@ (80025f0 <__errno+0x8>)
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000018 	.word	0x20000018

080025f4 <__libc_init_array>:
 80025f4:	b570      	push	{r4, r5, r6, lr}
 80025f6:	4d0d      	ldr	r5, [pc, #52]	@ (800262c <__libc_init_array+0x38>)
 80025f8:	4c0d      	ldr	r4, [pc, #52]	@ (8002630 <__libc_init_array+0x3c>)
 80025fa:	1b64      	subs	r4, r4, r5
 80025fc:	10a4      	asrs	r4, r4, #2
 80025fe:	2600      	movs	r6, #0
 8002600:	42a6      	cmp	r6, r4
 8002602:	d109      	bne.n	8002618 <__libc_init_array+0x24>
 8002604:	4d0b      	ldr	r5, [pc, #44]	@ (8002634 <__libc_init_array+0x40>)
 8002606:	4c0c      	ldr	r4, [pc, #48]	@ (8002638 <__libc_init_array+0x44>)
 8002608:	f000 fdb6 	bl	8003178 <_init>
 800260c:	1b64      	subs	r4, r4, r5
 800260e:	10a4      	asrs	r4, r4, #2
 8002610:	2600      	movs	r6, #0
 8002612:	42a6      	cmp	r6, r4
 8002614:	d105      	bne.n	8002622 <__libc_init_array+0x2e>
 8002616:	bd70      	pop	{r4, r5, r6, pc}
 8002618:	f855 3b04 	ldr.w	r3, [r5], #4
 800261c:	4798      	blx	r3
 800261e:	3601      	adds	r6, #1
 8002620:	e7ee      	b.n	8002600 <__libc_init_array+0xc>
 8002622:	f855 3b04 	ldr.w	r3, [r5], #4
 8002626:	4798      	blx	r3
 8002628:	3601      	adds	r6, #1
 800262a:	e7f2      	b.n	8002612 <__libc_init_array+0x1e>
 800262c:	080031f8 	.word	0x080031f8
 8002630:	080031f8 	.word	0x080031f8
 8002634:	080031f8 	.word	0x080031f8
 8002638:	080031fc 	.word	0x080031fc

0800263c <__retarget_lock_init_recursive>:
 800263c:	4770      	bx	lr

0800263e <__retarget_lock_acquire_recursive>:
 800263e:	4770      	bx	lr

08002640 <__retarget_lock_release_recursive>:
 8002640:	4770      	bx	lr
	...

08002644 <_free_r>:
 8002644:	b538      	push	{r3, r4, r5, lr}
 8002646:	4605      	mov	r5, r0
 8002648:	2900      	cmp	r1, #0
 800264a:	d041      	beq.n	80026d0 <_free_r+0x8c>
 800264c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002650:	1f0c      	subs	r4, r1, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	bfb8      	it	lt
 8002656:	18e4      	addlt	r4, r4, r3
 8002658:	f000 f8e0 	bl	800281c <__malloc_lock>
 800265c:	4a1d      	ldr	r2, [pc, #116]	@ (80026d4 <_free_r+0x90>)
 800265e:	6813      	ldr	r3, [r2, #0]
 8002660:	b933      	cbnz	r3, 8002670 <_free_r+0x2c>
 8002662:	6063      	str	r3, [r4, #4]
 8002664:	6014      	str	r4, [r2, #0]
 8002666:	4628      	mov	r0, r5
 8002668:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800266c:	f000 b8dc 	b.w	8002828 <__malloc_unlock>
 8002670:	42a3      	cmp	r3, r4
 8002672:	d908      	bls.n	8002686 <_free_r+0x42>
 8002674:	6820      	ldr	r0, [r4, #0]
 8002676:	1821      	adds	r1, r4, r0
 8002678:	428b      	cmp	r3, r1
 800267a:	bf01      	itttt	eq
 800267c:	6819      	ldreq	r1, [r3, #0]
 800267e:	685b      	ldreq	r3, [r3, #4]
 8002680:	1809      	addeq	r1, r1, r0
 8002682:	6021      	streq	r1, [r4, #0]
 8002684:	e7ed      	b.n	8002662 <_free_r+0x1e>
 8002686:	461a      	mov	r2, r3
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	b10b      	cbz	r3, 8002690 <_free_r+0x4c>
 800268c:	42a3      	cmp	r3, r4
 800268e:	d9fa      	bls.n	8002686 <_free_r+0x42>
 8002690:	6811      	ldr	r1, [r2, #0]
 8002692:	1850      	adds	r0, r2, r1
 8002694:	42a0      	cmp	r0, r4
 8002696:	d10b      	bne.n	80026b0 <_free_r+0x6c>
 8002698:	6820      	ldr	r0, [r4, #0]
 800269a:	4401      	add	r1, r0
 800269c:	1850      	adds	r0, r2, r1
 800269e:	4283      	cmp	r3, r0
 80026a0:	6011      	str	r1, [r2, #0]
 80026a2:	d1e0      	bne.n	8002666 <_free_r+0x22>
 80026a4:	6818      	ldr	r0, [r3, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	6053      	str	r3, [r2, #4]
 80026aa:	4408      	add	r0, r1
 80026ac:	6010      	str	r0, [r2, #0]
 80026ae:	e7da      	b.n	8002666 <_free_r+0x22>
 80026b0:	d902      	bls.n	80026b8 <_free_r+0x74>
 80026b2:	230c      	movs	r3, #12
 80026b4:	602b      	str	r3, [r5, #0]
 80026b6:	e7d6      	b.n	8002666 <_free_r+0x22>
 80026b8:	6820      	ldr	r0, [r4, #0]
 80026ba:	1821      	adds	r1, r4, r0
 80026bc:	428b      	cmp	r3, r1
 80026be:	bf04      	itt	eq
 80026c0:	6819      	ldreq	r1, [r3, #0]
 80026c2:	685b      	ldreq	r3, [r3, #4]
 80026c4:	6063      	str	r3, [r4, #4]
 80026c6:	bf04      	itt	eq
 80026c8:	1809      	addeq	r1, r1, r0
 80026ca:	6021      	streq	r1, [r4, #0]
 80026cc:	6054      	str	r4, [r2, #4]
 80026ce:	e7ca      	b.n	8002666 <_free_r+0x22>
 80026d0:	bd38      	pop	{r3, r4, r5, pc}
 80026d2:	bf00      	nop
 80026d4:	20000234 	.word	0x20000234

080026d8 <sbrk_aligned>:
 80026d8:	b570      	push	{r4, r5, r6, lr}
 80026da:	4e0f      	ldr	r6, [pc, #60]	@ (8002718 <sbrk_aligned+0x40>)
 80026dc:	460c      	mov	r4, r1
 80026de:	6831      	ldr	r1, [r6, #0]
 80026e0:	4605      	mov	r5, r0
 80026e2:	b911      	cbnz	r1, 80026ea <sbrk_aligned+0x12>
 80026e4:	f000 fcb4 	bl	8003050 <_sbrk_r>
 80026e8:	6030      	str	r0, [r6, #0]
 80026ea:	4621      	mov	r1, r4
 80026ec:	4628      	mov	r0, r5
 80026ee:	f000 fcaf 	bl	8003050 <_sbrk_r>
 80026f2:	1c43      	adds	r3, r0, #1
 80026f4:	d103      	bne.n	80026fe <sbrk_aligned+0x26>
 80026f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80026fa:	4620      	mov	r0, r4
 80026fc:	bd70      	pop	{r4, r5, r6, pc}
 80026fe:	1cc4      	adds	r4, r0, #3
 8002700:	f024 0403 	bic.w	r4, r4, #3
 8002704:	42a0      	cmp	r0, r4
 8002706:	d0f8      	beq.n	80026fa <sbrk_aligned+0x22>
 8002708:	1a21      	subs	r1, r4, r0
 800270a:	4628      	mov	r0, r5
 800270c:	f000 fca0 	bl	8003050 <_sbrk_r>
 8002710:	3001      	adds	r0, #1
 8002712:	d1f2      	bne.n	80026fa <sbrk_aligned+0x22>
 8002714:	e7ef      	b.n	80026f6 <sbrk_aligned+0x1e>
 8002716:	bf00      	nop
 8002718:	20000230 	.word	0x20000230

0800271c <_malloc_r>:
 800271c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002720:	1ccd      	adds	r5, r1, #3
 8002722:	f025 0503 	bic.w	r5, r5, #3
 8002726:	3508      	adds	r5, #8
 8002728:	2d0c      	cmp	r5, #12
 800272a:	bf38      	it	cc
 800272c:	250c      	movcc	r5, #12
 800272e:	2d00      	cmp	r5, #0
 8002730:	4606      	mov	r6, r0
 8002732:	db01      	blt.n	8002738 <_malloc_r+0x1c>
 8002734:	42a9      	cmp	r1, r5
 8002736:	d904      	bls.n	8002742 <_malloc_r+0x26>
 8002738:	230c      	movs	r3, #12
 800273a:	6033      	str	r3, [r6, #0]
 800273c:	2000      	movs	r0, #0
 800273e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002742:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002818 <_malloc_r+0xfc>
 8002746:	f000 f869 	bl	800281c <__malloc_lock>
 800274a:	f8d8 3000 	ldr.w	r3, [r8]
 800274e:	461c      	mov	r4, r3
 8002750:	bb44      	cbnz	r4, 80027a4 <_malloc_r+0x88>
 8002752:	4629      	mov	r1, r5
 8002754:	4630      	mov	r0, r6
 8002756:	f7ff ffbf 	bl	80026d8 <sbrk_aligned>
 800275a:	1c43      	adds	r3, r0, #1
 800275c:	4604      	mov	r4, r0
 800275e:	d158      	bne.n	8002812 <_malloc_r+0xf6>
 8002760:	f8d8 4000 	ldr.w	r4, [r8]
 8002764:	4627      	mov	r7, r4
 8002766:	2f00      	cmp	r7, #0
 8002768:	d143      	bne.n	80027f2 <_malloc_r+0xd6>
 800276a:	2c00      	cmp	r4, #0
 800276c:	d04b      	beq.n	8002806 <_malloc_r+0xea>
 800276e:	6823      	ldr	r3, [r4, #0]
 8002770:	4639      	mov	r1, r7
 8002772:	4630      	mov	r0, r6
 8002774:	eb04 0903 	add.w	r9, r4, r3
 8002778:	f000 fc6a 	bl	8003050 <_sbrk_r>
 800277c:	4581      	cmp	r9, r0
 800277e:	d142      	bne.n	8002806 <_malloc_r+0xea>
 8002780:	6821      	ldr	r1, [r4, #0]
 8002782:	1a6d      	subs	r5, r5, r1
 8002784:	4629      	mov	r1, r5
 8002786:	4630      	mov	r0, r6
 8002788:	f7ff ffa6 	bl	80026d8 <sbrk_aligned>
 800278c:	3001      	adds	r0, #1
 800278e:	d03a      	beq.n	8002806 <_malloc_r+0xea>
 8002790:	6823      	ldr	r3, [r4, #0]
 8002792:	442b      	add	r3, r5
 8002794:	6023      	str	r3, [r4, #0]
 8002796:	f8d8 3000 	ldr.w	r3, [r8]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	bb62      	cbnz	r2, 80027f8 <_malloc_r+0xdc>
 800279e:	f8c8 7000 	str.w	r7, [r8]
 80027a2:	e00f      	b.n	80027c4 <_malloc_r+0xa8>
 80027a4:	6822      	ldr	r2, [r4, #0]
 80027a6:	1b52      	subs	r2, r2, r5
 80027a8:	d420      	bmi.n	80027ec <_malloc_r+0xd0>
 80027aa:	2a0b      	cmp	r2, #11
 80027ac:	d917      	bls.n	80027de <_malloc_r+0xc2>
 80027ae:	1961      	adds	r1, r4, r5
 80027b0:	42a3      	cmp	r3, r4
 80027b2:	6025      	str	r5, [r4, #0]
 80027b4:	bf18      	it	ne
 80027b6:	6059      	strne	r1, [r3, #4]
 80027b8:	6863      	ldr	r3, [r4, #4]
 80027ba:	bf08      	it	eq
 80027bc:	f8c8 1000 	streq.w	r1, [r8]
 80027c0:	5162      	str	r2, [r4, r5]
 80027c2:	604b      	str	r3, [r1, #4]
 80027c4:	4630      	mov	r0, r6
 80027c6:	f000 f82f 	bl	8002828 <__malloc_unlock>
 80027ca:	f104 000b 	add.w	r0, r4, #11
 80027ce:	1d23      	adds	r3, r4, #4
 80027d0:	f020 0007 	bic.w	r0, r0, #7
 80027d4:	1ac2      	subs	r2, r0, r3
 80027d6:	bf1c      	itt	ne
 80027d8:	1a1b      	subne	r3, r3, r0
 80027da:	50a3      	strne	r3, [r4, r2]
 80027dc:	e7af      	b.n	800273e <_malloc_r+0x22>
 80027de:	6862      	ldr	r2, [r4, #4]
 80027e0:	42a3      	cmp	r3, r4
 80027e2:	bf0c      	ite	eq
 80027e4:	f8c8 2000 	streq.w	r2, [r8]
 80027e8:	605a      	strne	r2, [r3, #4]
 80027ea:	e7eb      	b.n	80027c4 <_malloc_r+0xa8>
 80027ec:	4623      	mov	r3, r4
 80027ee:	6864      	ldr	r4, [r4, #4]
 80027f0:	e7ae      	b.n	8002750 <_malloc_r+0x34>
 80027f2:	463c      	mov	r4, r7
 80027f4:	687f      	ldr	r7, [r7, #4]
 80027f6:	e7b6      	b.n	8002766 <_malloc_r+0x4a>
 80027f8:	461a      	mov	r2, r3
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	42a3      	cmp	r3, r4
 80027fe:	d1fb      	bne.n	80027f8 <_malloc_r+0xdc>
 8002800:	2300      	movs	r3, #0
 8002802:	6053      	str	r3, [r2, #4]
 8002804:	e7de      	b.n	80027c4 <_malloc_r+0xa8>
 8002806:	230c      	movs	r3, #12
 8002808:	6033      	str	r3, [r6, #0]
 800280a:	4630      	mov	r0, r6
 800280c:	f000 f80c 	bl	8002828 <__malloc_unlock>
 8002810:	e794      	b.n	800273c <_malloc_r+0x20>
 8002812:	6005      	str	r5, [r0, #0]
 8002814:	e7d6      	b.n	80027c4 <_malloc_r+0xa8>
 8002816:	bf00      	nop
 8002818:	20000234 	.word	0x20000234

0800281c <__malloc_lock>:
 800281c:	4801      	ldr	r0, [pc, #4]	@ (8002824 <__malloc_lock+0x8>)
 800281e:	f7ff bf0e 	b.w	800263e <__retarget_lock_acquire_recursive>
 8002822:	bf00      	nop
 8002824:	2000022c 	.word	0x2000022c

08002828 <__malloc_unlock>:
 8002828:	4801      	ldr	r0, [pc, #4]	@ (8002830 <__malloc_unlock+0x8>)
 800282a:	f7ff bf09 	b.w	8002640 <__retarget_lock_release_recursive>
 800282e:	bf00      	nop
 8002830:	2000022c 	.word	0x2000022c

08002834 <__sfputc_r>:
 8002834:	6893      	ldr	r3, [r2, #8]
 8002836:	3b01      	subs	r3, #1
 8002838:	2b00      	cmp	r3, #0
 800283a:	b410      	push	{r4}
 800283c:	6093      	str	r3, [r2, #8]
 800283e:	da08      	bge.n	8002852 <__sfputc_r+0x1e>
 8002840:	6994      	ldr	r4, [r2, #24]
 8002842:	42a3      	cmp	r3, r4
 8002844:	db01      	blt.n	800284a <__sfputc_r+0x16>
 8002846:	290a      	cmp	r1, #10
 8002848:	d103      	bne.n	8002852 <__sfputc_r+0x1e>
 800284a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800284e:	f000 bb6b 	b.w	8002f28 <__swbuf_r>
 8002852:	6813      	ldr	r3, [r2, #0]
 8002854:	1c58      	adds	r0, r3, #1
 8002856:	6010      	str	r0, [r2, #0]
 8002858:	7019      	strb	r1, [r3, #0]
 800285a:	4608      	mov	r0, r1
 800285c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002860:	4770      	bx	lr

08002862 <__sfputs_r>:
 8002862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002864:	4606      	mov	r6, r0
 8002866:	460f      	mov	r7, r1
 8002868:	4614      	mov	r4, r2
 800286a:	18d5      	adds	r5, r2, r3
 800286c:	42ac      	cmp	r4, r5
 800286e:	d101      	bne.n	8002874 <__sfputs_r+0x12>
 8002870:	2000      	movs	r0, #0
 8002872:	e007      	b.n	8002884 <__sfputs_r+0x22>
 8002874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002878:	463a      	mov	r2, r7
 800287a:	4630      	mov	r0, r6
 800287c:	f7ff ffda 	bl	8002834 <__sfputc_r>
 8002880:	1c43      	adds	r3, r0, #1
 8002882:	d1f3      	bne.n	800286c <__sfputs_r+0xa>
 8002884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002888 <_vfiprintf_r>:
 8002888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800288c:	460d      	mov	r5, r1
 800288e:	b09d      	sub	sp, #116	@ 0x74
 8002890:	4614      	mov	r4, r2
 8002892:	4698      	mov	r8, r3
 8002894:	4606      	mov	r6, r0
 8002896:	b118      	cbz	r0, 80028a0 <_vfiprintf_r+0x18>
 8002898:	6a03      	ldr	r3, [r0, #32]
 800289a:	b90b      	cbnz	r3, 80028a0 <_vfiprintf_r+0x18>
 800289c:	f7ff fdca 	bl	8002434 <__sinit>
 80028a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80028a2:	07d9      	lsls	r1, r3, #31
 80028a4:	d405      	bmi.n	80028b2 <_vfiprintf_r+0x2a>
 80028a6:	89ab      	ldrh	r3, [r5, #12]
 80028a8:	059a      	lsls	r2, r3, #22
 80028aa:	d402      	bmi.n	80028b2 <_vfiprintf_r+0x2a>
 80028ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028ae:	f7ff fec6 	bl	800263e <__retarget_lock_acquire_recursive>
 80028b2:	89ab      	ldrh	r3, [r5, #12]
 80028b4:	071b      	lsls	r3, r3, #28
 80028b6:	d501      	bpl.n	80028bc <_vfiprintf_r+0x34>
 80028b8:	692b      	ldr	r3, [r5, #16]
 80028ba:	b99b      	cbnz	r3, 80028e4 <_vfiprintf_r+0x5c>
 80028bc:	4629      	mov	r1, r5
 80028be:	4630      	mov	r0, r6
 80028c0:	f000 fb70 	bl	8002fa4 <__swsetup_r>
 80028c4:	b170      	cbz	r0, 80028e4 <_vfiprintf_r+0x5c>
 80028c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80028c8:	07dc      	lsls	r4, r3, #31
 80028ca:	d504      	bpl.n	80028d6 <_vfiprintf_r+0x4e>
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028d0:	b01d      	add	sp, #116	@ 0x74
 80028d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028d6:	89ab      	ldrh	r3, [r5, #12]
 80028d8:	0598      	lsls	r0, r3, #22
 80028da:	d4f7      	bmi.n	80028cc <_vfiprintf_r+0x44>
 80028dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80028de:	f7ff feaf 	bl	8002640 <__retarget_lock_release_recursive>
 80028e2:	e7f3      	b.n	80028cc <_vfiprintf_r+0x44>
 80028e4:	2300      	movs	r3, #0
 80028e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80028e8:	2320      	movs	r3, #32
 80028ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80028f2:	2330      	movs	r3, #48	@ 0x30
 80028f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002aa4 <_vfiprintf_r+0x21c>
 80028f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80028fc:	f04f 0901 	mov.w	r9, #1
 8002900:	4623      	mov	r3, r4
 8002902:	469a      	mov	sl, r3
 8002904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002908:	b10a      	cbz	r2, 800290e <_vfiprintf_r+0x86>
 800290a:	2a25      	cmp	r2, #37	@ 0x25
 800290c:	d1f9      	bne.n	8002902 <_vfiprintf_r+0x7a>
 800290e:	ebba 0b04 	subs.w	fp, sl, r4
 8002912:	d00b      	beq.n	800292c <_vfiprintf_r+0xa4>
 8002914:	465b      	mov	r3, fp
 8002916:	4622      	mov	r2, r4
 8002918:	4629      	mov	r1, r5
 800291a:	4630      	mov	r0, r6
 800291c:	f7ff ffa1 	bl	8002862 <__sfputs_r>
 8002920:	3001      	adds	r0, #1
 8002922:	f000 80a7 	beq.w	8002a74 <_vfiprintf_r+0x1ec>
 8002926:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002928:	445a      	add	r2, fp
 800292a:	9209      	str	r2, [sp, #36]	@ 0x24
 800292c:	f89a 3000 	ldrb.w	r3, [sl]
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 809f 	beq.w	8002a74 <_vfiprintf_r+0x1ec>
 8002936:	2300      	movs	r3, #0
 8002938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800293c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002940:	f10a 0a01 	add.w	sl, sl, #1
 8002944:	9304      	str	r3, [sp, #16]
 8002946:	9307      	str	r3, [sp, #28]
 8002948:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800294c:	931a      	str	r3, [sp, #104]	@ 0x68
 800294e:	4654      	mov	r4, sl
 8002950:	2205      	movs	r2, #5
 8002952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002956:	4853      	ldr	r0, [pc, #332]	@ (8002aa4 <_vfiprintf_r+0x21c>)
 8002958:	f7fd fc3a 	bl	80001d0 <memchr>
 800295c:	9a04      	ldr	r2, [sp, #16]
 800295e:	b9d8      	cbnz	r0, 8002998 <_vfiprintf_r+0x110>
 8002960:	06d1      	lsls	r1, r2, #27
 8002962:	bf44      	itt	mi
 8002964:	2320      	movmi	r3, #32
 8002966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800296a:	0713      	lsls	r3, r2, #28
 800296c:	bf44      	itt	mi
 800296e:	232b      	movmi	r3, #43	@ 0x2b
 8002970:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002974:	f89a 3000 	ldrb.w	r3, [sl]
 8002978:	2b2a      	cmp	r3, #42	@ 0x2a
 800297a:	d015      	beq.n	80029a8 <_vfiprintf_r+0x120>
 800297c:	9a07      	ldr	r2, [sp, #28]
 800297e:	4654      	mov	r4, sl
 8002980:	2000      	movs	r0, #0
 8002982:	f04f 0c0a 	mov.w	ip, #10
 8002986:	4621      	mov	r1, r4
 8002988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800298c:	3b30      	subs	r3, #48	@ 0x30
 800298e:	2b09      	cmp	r3, #9
 8002990:	d94b      	bls.n	8002a2a <_vfiprintf_r+0x1a2>
 8002992:	b1b0      	cbz	r0, 80029c2 <_vfiprintf_r+0x13a>
 8002994:	9207      	str	r2, [sp, #28]
 8002996:	e014      	b.n	80029c2 <_vfiprintf_r+0x13a>
 8002998:	eba0 0308 	sub.w	r3, r0, r8
 800299c:	fa09 f303 	lsl.w	r3, r9, r3
 80029a0:	4313      	orrs	r3, r2
 80029a2:	9304      	str	r3, [sp, #16]
 80029a4:	46a2      	mov	sl, r4
 80029a6:	e7d2      	b.n	800294e <_vfiprintf_r+0xc6>
 80029a8:	9b03      	ldr	r3, [sp, #12]
 80029aa:	1d19      	adds	r1, r3, #4
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	9103      	str	r1, [sp, #12]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bfbb      	ittet	lt
 80029b4:	425b      	neglt	r3, r3
 80029b6:	f042 0202 	orrlt.w	r2, r2, #2
 80029ba:	9307      	strge	r3, [sp, #28]
 80029bc:	9307      	strlt	r3, [sp, #28]
 80029be:	bfb8      	it	lt
 80029c0:	9204      	strlt	r2, [sp, #16]
 80029c2:	7823      	ldrb	r3, [r4, #0]
 80029c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80029c6:	d10a      	bne.n	80029de <_vfiprintf_r+0x156>
 80029c8:	7863      	ldrb	r3, [r4, #1]
 80029ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80029cc:	d132      	bne.n	8002a34 <_vfiprintf_r+0x1ac>
 80029ce:	9b03      	ldr	r3, [sp, #12]
 80029d0:	1d1a      	adds	r2, r3, #4
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	9203      	str	r2, [sp, #12]
 80029d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80029da:	3402      	adds	r4, #2
 80029dc:	9305      	str	r3, [sp, #20]
 80029de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002ab4 <_vfiprintf_r+0x22c>
 80029e2:	7821      	ldrb	r1, [r4, #0]
 80029e4:	2203      	movs	r2, #3
 80029e6:	4650      	mov	r0, sl
 80029e8:	f7fd fbf2 	bl	80001d0 <memchr>
 80029ec:	b138      	cbz	r0, 80029fe <_vfiprintf_r+0x176>
 80029ee:	9b04      	ldr	r3, [sp, #16]
 80029f0:	eba0 000a 	sub.w	r0, r0, sl
 80029f4:	2240      	movs	r2, #64	@ 0x40
 80029f6:	4082      	lsls	r2, r0
 80029f8:	4313      	orrs	r3, r2
 80029fa:	3401      	adds	r4, #1
 80029fc:	9304      	str	r3, [sp, #16]
 80029fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a02:	4829      	ldr	r0, [pc, #164]	@ (8002aa8 <_vfiprintf_r+0x220>)
 8002a04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002a08:	2206      	movs	r2, #6
 8002a0a:	f7fd fbe1 	bl	80001d0 <memchr>
 8002a0e:	2800      	cmp	r0, #0
 8002a10:	d03f      	beq.n	8002a92 <_vfiprintf_r+0x20a>
 8002a12:	4b26      	ldr	r3, [pc, #152]	@ (8002aac <_vfiprintf_r+0x224>)
 8002a14:	bb1b      	cbnz	r3, 8002a5e <_vfiprintf_r+0x1d6>
 8002a16:	9b03      	ldr	r3, [sp, #12]
 8002a18:	3307      	adds	r3, #7
 8002a1a:	f023 0307 	bic.w	r3, r3, #7
 8002a1e:	3308      	adds	r3, #8
 8002a20:	9303      	str	r3, [sp, #12]
 8002a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a24:	443b      	add	r3, r7
 8002a26:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a28:	e76a      	b.n	8002900 <_vfiprintf_r+0x78>
 8002a2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a2e:	460c      	mov	r4, r1
 8002a30:	2001      	movs	r0, #1
 8002a32:	e7a8      	b.n	8002986 <_vfiprintf_r+0xfe>
 8002a34:	2300      	movs	r3, #0
 8002a36:	3401      	adds	r4, #1
 8002a38:	9305      	str	r3, [sp, #20]
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	f04f 0c0a 	mov.w	ip, #10
 8002a40:	4620      	mov	r0, r4
 8002a42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a46:	3a30      	subs	r2, #48	@ 0x30
 8002a48:	2a09      	cmp	r2, #9
 8002a4a:	d903      	bls.n	8002a54 <_vfiprintf_r+0x1cc>
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d0c6      	beq.n	80029de <_vfiprintf_r+0x156>
 8002a50:	9105      	str	r1, [sp, #20]
 8002a52:	e7c4      	b.n	80029de <_vfiprintf_r+0x156>
 8002a54:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a58:	4604      	mov	r4, r0
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e7f0      	b.n	8002a40 <_vfiprintf_r+0x1b8>
 8002a5e:	ab03      	add	r3, sp, #12
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	462a      	mov	r2, r5
 8002a64:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <_vfiprintf_r+0x228>)
 8002a66:	a904      	add	r1, sp, #16
 8002a68:	4630      	mov	r0, r6
 8002a6a:	f3af 8000 	nop.w
 8002a6e:	4607      	mov	r7, r0
 8002a70:	1c78      	adds	r0, r7, #1
 8002a72:	d1d6      	bne.n	8002a22 <_vfiprintf_r+0x19a>
 8002a74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a76:	07d9      	lsls	r1, r3, #31
 8002a78:	d405      	bmi.n	8002a86 <_vfiprintf_r+0x1fe>
 8002a7a:	89ab      	ldrh	r3, [r5, #12]
 8002a7c:	059a      	lsls	r2, r3, #22
 8002a7e:	d402      	bmi.n	8002a86 <_vfiprintf_r+0x1fe>
 8002a80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002a82:	f7ff fddd 	bl	8002640 <__retarget_lock_release_recursive>
 8002a86:	89ab      	ldrh	r3, [r5, #12]
 8002a88:	065b      	lsls	r3, r3, #25
 8002a8a:	f53f af1f 	bmi.w	80028cc <_vfiprintf_r+0x44>
 8002a8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a90:	e71e      	b.n	80028d0 <_vfiprintf_r+0x48>
 8002a92:	ab03      	add	r3, sp, #12
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	462a      	mov	r2, r5
 8002a98:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <_vfiprintf_r+0x228>)
 8002a9a:	a904      	add	r1, sp, #16
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	f000 f879 	bl	8002b94 <_printf_i>
 8002aa2:	e7e4      	b.n	8002a6e <_vfiprintf_r+0x1e6>
 8002aa4:	080031bc 	.word	0x080031bc
 8002aa8:	080031c6 	.word	0x080031c6
 8002aac:	00000000 	.word	0x00000000
 8002ab0:	08002863 	.word	0x08002863
 8002ab4:	080031c2 	.word	0x080031c2

08002ab8 <_printf_common>:
 8002ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002abc:	4616      	mov	r6, r2
 8002abe:	4698      	mov	r8, r3
 8002ac0:	688a      	ldr	r2, [r1, #8]
 8002ac2:	690b      	ldr	r3, [r1, #16]
 8002ac4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	bfb8      	it	lt
 8002acc:	4613      	movlt	r3, r2
 8002ace:	6033      	str	r3, [r6, #0]
 8002ad0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002ad4:	4607      	mov	r7, r0
 8002ad6:	460c      	mov	r4, r1
 8002ad8:	b10a      	cbz	r2, 8002ade <_printf_common+0x26>
 8002ada:	3301      	adds	r3, #1
 8002adc:	6033      	str	r3, [r6, #0]
 8002ade:	6823      	ldr	r3, [r4, #0]
 8002ae0:	0699      	lsls	r1, r3, #26
 8002ae2:	bf42      	ittt	mi
 8002ae4:	6833      	ldrmi	r3, [r6, #0]
 8002ae6:	3302      	addmi	r3, #2
 8002ae8:	6033      	strmi	r3, [r6, #0]
 8002aea:	6825      	ldr	r5, [r4, #0]
 8002aec:	f015 0506 	ands.w	r5, r5, #6
 8002af0:	d106      	bne.n	8002b00 <_printf_common+0x48>
 8002af2:	f104 0a19 	add.w	sl, r4, #25
 8002af6:	68e3      	ldr	r3, [r4, #12]
 8002af8:	6832      	ldr	r2, [r6, #0]
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	42ab      	cmp	r3, r5
 8002afe:	dc26      	bgt.n	8002b4e <_printf_common+0x96>
 8002b00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002b04:	6822      	ldr	r2, [r4, #0]
 8002b06:	3b00      	subs	r3, #0
 8002b08:	bf18      	it	ne
 8002b0a:	2301      	movne	r3, #1
 8002b0c:	0692      	lsls	r2, r2, #26
 8002b0e:	d42b      	bmi.n	8002b68 <_printf_common+0xb0>
 8002b10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002b14:	4641      	mov	r1, r8
 8002b16:	4638      	mov	r0, r7
 8002b18:	47c8      	blx	r9
 8002b1a:	3001      	adds	r0, #1
 8002b1c:	d01e      	beq.n	8002b5c <_printf_common+0xa4>
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	6922      	ldr	r2, [r4, #16]
 8002b22:	f003 0306 	and.w	r3, r3, #6
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	bf02      	ittt	eq
 8002b2a:	68e5      	ldreq	r5, [r4, #12]
 8002b2c:	6833      	ldreq	r3, [r6, #0]
 8002b2e:	1aed      	subeq	r5, r5, r3
 8002b30:	68a3      	ldr	r3, [r4, #8]
 8002b32:	bf0c      	ite	eq
 8002b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b38:	2500      	movne	r5, #0
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	bfc4      	itt	gt
 8002b3e:	1a9b      	subgt	r3, r3, r2
 8002b40:	18ed      	addgt	r5, r5, r3
 8002b42:	2600      	movs	r6, #0
 8002b44:	341a      	adds	r4, #26
 8002b46:	42b5      	cmp	r5, r6
 8002b48:	d11a      	bne.n	8002b80 <_printf_common+0xc8>
 8002b4a:	2000      	movs	r0, #0
 8002b4c:	e008      	b.n	8002b60 <_printf_common+0xa8>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	4652      	mov	r2, sl
 8002b52:	4641      	mov	r1, r8
 8002b54:	4638      	mov	r0, r7
 8002b56:	47c8      	blx	r9
 8002b58:	3001      	adds	r0, #1
 8002b5a:	d103      	bne.n	8002b64 <_printf_common+0xac>
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b64:	3501      	adds	r5, #1
 8002b66:	e7c6      	b.n	8002af6 <_printf_common+0x3e>
 8002b68:	18e1      	adds	r1, r4, r3
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	2030      	movs	r0, #48	@ 0x30
 8002b6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002b72:	4422      	add	r2, r4
 8002b74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002b78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002b7c:	3302      	adds	r3, #2
 8002b7e:	e7c7      	b.n	8002b10 <_printf_common+0x58>
 8002b80:	2301      	movs	r3, #1
 8002b82:	4622      	mov	r2, r4
 8002b84:	4641      	mov	r1, r8
 8002b86:	4638      	mov	r0, r7
 8002b88:	47c8      	blx	r9
 8002b8a:	3001      	adds	r0, #1
 8002b8c:	d0e6      	beq.n	8002b5c <_printf_common+0xa4>
 8002b8e:	3601      	adds	r6, #1
 8002b90:	e7d9      	b.n	8002b46 <_printf_common+0x8e>
	...

08002b94 <_printf_i>:
 8002b94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b98:	7e0f      	ldrb	r7, [r1, #24]
 8002b9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002b9c:	2f78      	cmp	r7, #120	@ 0x78
 8002b9e:	4691      	mov	r9, r2
 8002ba0:	4680      	mov	r8, r0
 8002ba2:	460c      	mov	r4, r1
 8002ba4:	469a      	mov	sl, r3
 8002ba6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002baa:	d807      	bhi.n	8002bbc <_printf_i+0x28>
 8002bac:	2f62      	cmp	r7, #98	@ 0x62
 8002bae:	d80a      	bhi.n	8002bc6 <_printf_i+0x32>
 8002bb0:	2f00      	cmp	r7, #0
 8002bb2:	f000 80d1 	beq.w	8002d58 <_printf_i+0x1c4>
 8002bb6:	2f58      	cmp	r7, #88	@ 0x58
 8002bb8:	f000 80b8 	beq.w	8002d2c <_printf_i+0x198>
 8002bbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002bc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002bc4:	e03a      	b.n	8002c3c <_printf_i+0xa8>
 8002bc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002bca:	2b15      	cmp	r3, #21
 8002bcc:	d8f6      	bhi.n	8002bbc <_printf_i+0x28>
 8002bce:	a101      	add	r1, pc, #4	@ (adr r1, 8002bd4 <_printf_i+0x40>)
 8002bd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002bd4:	08002c2d 	.word	0x08002c2d
 8002bd8:	08002c41 	.word	0x08002c41
 8002bdc:	08002bbd 	.word	0x08002bbd
 8002be0:	08002bbd 	.word	0x08002bbd
 8002be4:	08002bbd 	.word	0x08002bbd
 8002be8:	08002bbd 	.word	0x08002bbd
 8002bec:	08002c41 	.word	0x08002c41
 8002bf0:	08002bbd 	.word	0x08002bbd
 8002bf4:	08002bbd 	.word	0x08002bbd
 8002bf8:	08002bbd 	.word	0x08002bbd
 8002bfc:	08002bbd 	.word	0x08002bbd
 8002c00:	08002d3f 	.word	0x08002d3f
 8002c04:	08002c6b 	.word	0x08002c6b
 8002c08:	08002cf9 	.word	0x08002cf9
 8002c0c:	08002bbd 	.word	0x08002bbd
 8002c10:	08002bbd 	.word	0x08002bbd
 8002c14:	08002d61 	.word	0x08002d61
 8002c18:	08002bbd 	.word	0x08002bbd
 8002c1c:	08002c6b 	.word	0x08002c6b
 8002c20:	08002bbd 	.word	0x08002bbd
 8002c24:	08002bbd 	.word	0x08002bbd
 8002c28:	08002d01 	.word	0x08002d01
 8002c2c:	6833      	ldr	r3, [r6, #0]
 8002c2e:	1d1a      	adds	r2, r3, #4
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6032      	str	r2, [r6, #0]
 8002c34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e09c      	b.n	8002d7a <_printf_i+0x1e6>
 8002c40:	6833      	ldr	r3, [r6, #0]
 8002c42:	6820      	ldr	r0, [r4, #0]
 8002c44:	1d19      	adds	r1, r3, #4
 8002c46:	6031      	str	r1, [r6, #0]
 8002c48:	0606      	lsls	r6, r0, #24
 8002c4a:	d501      	bpl.n	8002c50 <_printf_i+0xbc>
 8002c4c:	681d      	ldr	r5, [r3, #0]
 8002c4e:	e003      	b.n	8002c58 <_printf_i+0xc4>
 8002c50:	0645      	lsls	r5, r0, #25
 8002c52:	d5fb      	bpl.n	8002c4c <_printf_i+0xb8>
 8002c54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002c58:	2d00      	cmp	r5, #0
 8002c5a:	da03      	bge.n	8002c64 <_printf_i+0xd0>
 8002c5c:	232d      	movs	r3, #45	@ 0x2d
 8002c5e:	426d      	negs	r5, r5
 8002c60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c64:	4858      	ldr	r0, [pc, #352]	@ (8002dc8 <_printf_i+0x234>)
 8002c66:	230a      	movs	r3, #10
 8002c68:	e011      	b.n	8002c8e <_printf_i+0xfa>
 8002c6a:	6821      	ldr	r1, [r4, #0]
 8002c6c:	6833      	ldr	r3, [r6, #0]
 8002c6e:	0608      	lsls	r0, r1, #24
 8002c70:	f853 5b04 	ldr.w	r5, [r3], #4
 8002c74:	d402      	bmi.n	8002c7c <_printf_i+0xe8>
 8002c76:	0649      	lsls	r1, r1, #25
 8002c78:	bf48      	it	mi
 8002c7a:	b2ad      	uxthmi	r5, r5
 8002c7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002c7e:	4852      	ldr	r0, [pc, #328]	@ (8002dc8 <_printf_i+0x234>)
 8002c80:	6033      	str	r3, [r6, #0]
 8002c82:	bf14      	ite	ne
 8002c84:	230a      	movne	r3, #10
 8002c86:	2308      	moveq	r3, #8
 8002c88:	2100      	movs	r1, #0
 8002c8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c8e:	6866      	ldr	r6, [r4, #4]
 8002c90:	60a6      	str	r6, [r4, #8]
 8002c92:	2e00      	cmp	r6, #0
 8002c94:	db05      	blt.n	8002ca2 <_printf_i+0x10e>
 8002c96:	6821      	ldr	r1, [r4, #0]
 8002c98:	432e      	orrs	r6, r5
 8002c9a:	f021 0104 	bic.w	r1, r1, #4
 8002c9e:	6021      	str	r1, [r4, #0]
 8002ca0:	d04b      	beq.n	8002d3a <_printf_i+0x1a6>
 8002ca2:	4616      	mov	r6, r2
 8002ca4:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ca8:	fb03 5711 	mls	r7, r3, r1, r5
 8002cac:	5dc7      	ldrb	r7, [r0, r7]
 8002cae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002cb2:	462f      	mov	r7, r5
 8002cb4:	42bb      	cmp	r3, r7
 8002cb6:	460d      	mov	r5, r1
 8002cb8:	d9f4      	bls.n	8002ca4 <_printf_i+0x110>
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d10b      	bne.n	8002cd6 <_printf_i+0x142>
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	07df      	lsls	r7, r3, #31
 8002cc2:	d508      	bpl.n	8002cd6 <_printf_i+0x142>
 8002cc4:	6923      	ldr	r3, [r4, #16]
 8002cc6:	6861      	ldr	r1, [r4, #4]
 8002cc8:	4299      	cmp	r1, r3
 8002cca:	bfde      	ittt	le
 8002ccc:	2330      	movle	r3, #48	@ 0x30
 8002cce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002cd2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002cd6:	1b92      	subs	r2, r2, r6
 8002cd8:	6122      	str	r2, [r4, #16]
 8002cda:	f8cd a000 	str.w	sl, [sp]
 8002cde:	464b      	mov	r3, r9
 8002ce0:	aa03      	add	r2, sp, #12
 8002ce2:	4621      	mov	r1, r4
 8002ce4:	4640      	mov	r0, r8
 8002ce6:	f7ff fee7 	bl	8002ab8 <_printf_common>
 8002cea:	3001      	adds	r0, #1
 8002cec:	d14a      	bne.n	8002d84 <_printf_i+0x1f0>
 8002cee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cf2:	b004      	add	sp, #16
 8002cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	f043 0320 	orr.w	r3, r3, #32
 8002cfe:	6023      	str	r3, [r4, #0]
 8002d00:	4832      	ldr	r0, [pc, #200]	@ (8002dcc <_printf_i+0x238>)
 8002d02:	2778      	movs	r7, #120	@ 0x78
 8002d04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002d08:	6823      	ldr	r3, [r4, #0]
 8002d0a:	6831      	ldr	r1, [r6, #0]
 8002d0c:	061f      	lsls	r7, r3, #24
 8002d0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002d12:	d402      	bmi.n	8002d1a <_printf_i+0x186>
 8002d14:	065f      	lsls	r7, r3, #25
 8002d16:	bf48      	it	mi
 8002d18:	b2ad      	uxthmi	r5, r5
 8002d1a:	6031      	str	r1, [r6, #0]
 8002d1c:	07d9      	lsls	r1, r3, #31
 8002d1e:	bf44      	itt	mi
 8002d20:	f043 0320 	orrmi.w	r3, r3, #32
 8002d24:	6023      	strmi	r3, [r4, #0]
 8002d26:	b11d      	cbz	r5, 8002d30 <_printf_i+0x19c>
 8002d28:	2310      	movs	r3, #16
 8002d2a:	e7ad      	b.n	8002c88 <_printf_i+0xf4>
 8002d2c:	4826      	ldr	r0, [pc, #152]	@ (8002dc8 <_printf_i+0x234>)
 8002d2e:	e7e9      	b.n	8002d04 <_printf_i+0x170>
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	f023 0320 	bic.w	r3, r3, #32
 8002d36:	6023      	str	r3, [r4, #0]
 8002d38:	e7f6      	b.n	8002d28 <_printf_i+0x194>
 8002d3a:	4616      	mov	r6, r2
 8002d3c:	e7bd      	b.n	8002cba <_printf_i+0x126>
 8002d3e:	6833      	ldr	r3, [r6, #0]
 8002d40:	6825      	ldr	r5, [r4, #0]
 8002d42:	6961      	ldr	r1, [r4, #20]
 8002d44:	1d18      	adds	r0, r3, #4
 8002d46:	6030      	str	r0, [r6, #0]
 8002d48:	062e      	lsls	r6, r5, #24
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	d501      	bpl.n	8002d52 <_printf_i+0x1be>
 8002d4e:	6019      	str	r1, [r3, #0]
 8002d50:	e002      	b.n	8002d58 <_printf_i+0x1c4>
 8002d52:	0668      	lsls	r0, r5, #25
 8002d54:	d5fb      	bpl.n	8002d4e <_printf_i+0x1ba>
 8002d56:	8019      	strh	r1, [r3, #0]
 8002d58:	2300      	movs	r3, #0
 8002d5a:	6123      	str	r3, [r4, #16]
 8002d5c:	4616      	mov	r6, r2
 8002d5e:	e7bc      	b.n	8002cda <_printf_i+0x146>
 8002d60:	6833      	ldr	r3, [r6, #0]
 8002d62:	1d1a      	adds	r2, r3, #4
 8002d64:	6032      	str	r2, [r6, #0]
 8002d66:	681e      	ldr	r6, [r3, #0]
 8002d68:	6862      	ldr	r2, [r4, #4]
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	4630      	mov	r0, r6
 8002d6e:	f7fd fa2f 	bl	80001d0 <memchr>
 8002d72:	b108      	cbz	r0, 8002d78 <_printf_i+0x1e4>
 8002d74:	1b80      	subs	r0, r0, r6
 8002d76:	6060      	str	r0, [r4, #4]
 8002d78:	6863      	ldr	r3, [r4, #4]
 8002d7a:	6123      	str	r3, [r4, #16]
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d82:	e7aa      	b.n	8002cda <_printf_i+0x146>
 8002d84:	6923      	ldr	r3, [r4, #16]
 8002d86:	4632      	mov	r2, r6
 8002d88:	4649      	mov	r1, r9
 8002d8a:	4640      	mov	r0, r8
 8002d8c:	47d0      	blx	sl
 8002d8e:	3001      	adds	r0, #1
 8002d90:	d0ad      	beq.n	8002cee <_printf_i+0x15a>
 8002d92:	6823      	ldr	r3, [r4, #0]
 8002d94:	079b      	lsls	r3, r3, #30
 8002d96:	d413      	bmi.n	8002dc0 <_printf_i+0x22c>
 8002d98:	68e0      	ldr	r0, [r4, #12]
 8002d9a:	9b03      	ldr	r3, [sp, #12]
 8002d9c:	4298      	cmp	r0, r3
 8002d9e:	bfb8      	it	lt
 8002da0:	4618      	movlt	r0, r3
 8002da2:	e7a6      	b.n	8002cf2 <_printf_i+0x15e>
 8002da4:	2301      	movs	r3, #1
 8002da6:	4632      	mov	r2, r6
 8002da8:	4649      	mov	r1, r9
 8002daa:	4640      	mov	r0, r8
 8002dac:	47d0      	blx	sl
 8002dae:	3001      	adds	r0, #1
 8002db0:	d09d      	beq.n	8002cee <_printf_i+0x15a>
 8002db2:	3501      	adds	r5, #1
 8002db4:	68e3      	ldr	r3, [r4, #12]
 8002db6:	9903      	ldr	r1, [sp, #12]
 8002db8:	1a5b      	subs	r3, r3, r1
 8002dba:	42ab      	cmp	r3, r5
 8002dbc:	dcf2      	bgt.n	8002da4 <_printf_i+0x210>
 8002dbe:	e7eb      	b.n	8002d98 <_printf_i+0x204>
 8002dc0:	2500      	movs	r5, #0
 8002dc2:	f104 0619 	add.w	r6, r4, #25
 8002dc6:	e7f5      	b.n	8002db4 <_printf_i+0x220>
 8002dc8:	080031cd 	.word	0x080031cd
 8002dcc:	080031de 	.word	0x080031de

08002dd0 <__sflush_r>:
 8002dd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dd8:	0716      	lsls	r6, r2, #28
 8002dda:	4605      	mov	r5, r0
 8002ddc:	460c      	mov	r4, r1
 8002dde:	d454      	bmi.n	8002e8a <__sflush_r+0xba>
 8002de0:	684b      	ldr	r3, [r1, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	dc02      	bgt.n	8002dec <__sflush_r+0x1c>
 8002de6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	dd48      	ble.n	8002e7e <__sflush_r+0xae>
 8002dec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002dee:	2e00      	cmp	r6, #0
 8002df0:	d045      	beq.n	8002e7e <__sflush_r+0xae>
 8002df2:	2300      	movs	r3, #0
 8002df4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002df8:	682f      	ldr	r7, [r5, #0]
 8002dfa:	6a21      	ldr	r1, [r4, #32]
 8002dfc:	602b      	str	r3, [r5, #0]
 8002dfe:	d030      	beq.n	8002e62 <__sflush_r+0x92>
 8002e00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002e02:	89a3      	ldrh	r3, [r4, #12]
 8002e04:	0759      	lsls	r1, r3, #29
 8002e06:	d505      	bpl.n	8002e14 <__sflush_r+0x44>
 8002e08:	6863      	ldr	r3, [r4, #4]
 8002e0a:	1ad2      	subs	r2, r2, r3
 8002e0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e0e:	b10b      	cbz	r3, 8002e14 <__sflush_r+0x44>
 8002e10:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e12:	1ad2      	subs	r2, r2, r3
 8002e14:	2300      	movs	r3, #0
 8002e16:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e18:	6a21      	ldr	r1, [r4, #32]
 8002e1a:	4628      	mov	r0, r5
 8002e1c:	47b0      	blx	r6
 8002e1e:	1c43      	adds	r3, r0, #1
 8002e20:	89a3      	ldrh	r3, [r4, #12]
 8002e22:	d106      	bne.n	8002e32 <__sflush_r+0x62>
 8002e24:	6829      	ldr	r1, [r5, #0]
 8002e26:	291d      	cmp	r1, #29
 8002e28:	d82b      	bhi.n	8002e82 <__sflush_r+0xb2>
 8002e2a:	4a2a      	ldr	r2, [pc, #168]	@ (8002ed4 <__sflush_r+0x104>)
 8002e2c:	40ca      	lsrs	r2, r1
 8002e2e:	07d6      	lsls	r6, r2, #31
 8002e30:	d527      	bpl.n	8002e82 <__sflush_r+0xb2>
 8002e32:	2200      	movs	r2, #0
 8002e34:	6062      	str	r2, [r4, #4]
 8002e36:	04d9      	lsls	r1, r3, #19
 8002e38:	6922      	ldr	r2, [r4, #16]
 8002e3a:	6022      	str	r2, [r4, #0]
 8002e3c:	d504      	bpl.n	8002e48 <__sflush_r+0x78>
 8002e3e:	1c42      	adds	r2, r0, #1
 8002e40:	d101      	bne.n	8002e46 <__sflush_r+0x76>
 8002e42:	682b      	ldr	r3, [r5, #0]
 8002e44:	b903      	cbnz	r3, 8002e48 <__sflush_r+0x78>
 8002e46:	6560      	str	r0, [r4, #84]	@ 0x54
 8002e48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e4a:	602f      	str	r7, [r5, #0]
 8002e4c:	b1b9      	cbz	r1, 8002e7e <__sflush_r+0xae>
 8002e4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e52:	4299      	cmp	r1, r3
 8002e54:	d002      	beq.n	8002e5c <__sflush_r+0x8c>
 8002e56:	4628      	mov	r0, r5
 8002e58:	f7ff fbf4 	bl	8002644 <_free_r>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e60:	e00d      	b.n	8002e7e <__sflush_r+0xae>
 8002e62:	2301      	movs	r3, #1
 8002e64:	4628      	mov	r0, r5
 8002e66:	47b0      	blx	r6
 8002e68:	4602      	mov	r2, r0
 8002e6a:	1c50      	adds	r0, r2, #1
 8002e6c:	d1c9      	bne.n	8002e02 <__sflush_r+0x32>
 8002e6e:	682b      	ldr	r3, [r5, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0c6      	beq.n	8002e02 <__sflush_r+0x32>
 8002e74:	2b1d      	cmp	r3, #29
 8002e76:	d001      	beq.n	8002e7c <__sflush_r+0xac>
 8002e78:	2b16      	cmp	r3, #22
 8002e7a:	d11e      	bne.n	8002eba <__sflush_r+0xea>
 8002e7c:	602f      	str	r7, [r5, #0]
 8002e7e:	2000      	movs	r0, #0
 8002e80:	e022      	b.n	8002ec8 <__sflush_r+0xf8>
 8002e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e86:	b21b      	sxth	r3, r3
 8002e88:	e01b      	b.n	8002ec2 <__sflush_r+0xf2>
 8002e8a:	690f      	ldr	r7, [r1, #16]
 8002e8c:	2f00      	cmp	r7, #0
 8002e8e:	d0f6      	beq.n	8002e7e <__sflush_r+0xae>
 8002e90:	0793      	lsls	r3, r2, #30
 8002e92:	680e      	ldr	r6, [r1, #0]
 8002e94:	bf08      	it	eq
 8002e96:	694b      	ldreq	r3, [r1, #20]
 8002e98:	600f      	str	r7, [r1, #0]
 8002e9a:	bf18      	it	ne
 8002e9c:	2300      	movne	r3, #0
 8002e9e:	eba6 0807 	sub.w	r8, r6, r7
 8002ea2:	608b      	str	r3, [r1, #8]
 8002ea4:	f1b8 0f00 	cmp.w	r8, #0
 8002ea8:	dde9      	ble.n	8002e7e <__sflush_r+0xae>
 8002eaa:	6a21      	ldr	r1, [r4, #32]
 8002eac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002eae:	4643      	mov	r3, r8
 8002eb0:	463a      	mov	r2, r7
 8002eb2:	4628      	mov	r0, r5
 8002eb4:	47b0      	blx	r6
 8002eb6:	2800      	cmp	r0, #0
 8002eb8:	dc08      	bgt.n	8002ecc <__sflush_r+0xfc>
 8002eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ec2:	81a3      	strh	r3, [r4, #12]
 8002ec4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ecc:	4407      	add	r7, r0
 8002ece:	eba8 0800 	sub.w	r8, r8, r0
 8002ed2:	e7e7      	b.n	8002ea4 <__sflush_r+0xd4>
 8002ed4:	20400001 	.word	0x20400001

08002ed8 <_fflush_r>:
 8002ed8:	b538      	push	{r3, r4, r5, lr}
 8002eda:	690b      	ldr	r3, [r1, #16]
 8002edc:	4605      	mov	r5, r0
 8002ede:	460c      	mov	r4, r1
 8002ee0:	b913      	cbnz	r3, 8002ee8 <_fflush_r+0x10>
 8002ee2:	2500      	movs	r5, #0
 8002ee4:	4628      	mov	r0, r5
 8002ee6:	bd38      	pop	{r3, r4, r5, pc}
 8002ee8:	b118      	cbz	r0, 8002ef2 <_fflush_r+0x1a>
 8002eea:	6a03      	ldr	r3, [r0, #32]
 8002eec:	b90b      	cbnz	r3, 8002ef2 <_fflush_r+0x1a>
 8002eee:	f7ff faa1 	bl	8002434 <__sinit>
 8002ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0f3      	beq.n	8002ee2 <_fflush_r+0xa>
 8002efa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002efc:	07d0      	lsls	r0, r2, #31
 8002efe:	d404      	bmi.n	8002f0a <_fflush_r+0x32>
 8002f00:	0599      	lsls	r1, r3, #22
 8002f02:	d402      	bmi.n	8002f0a <_fflush_r+0x32>
 8002f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f06:	f7ff fb9a 	bl	800263e <__retarget_lock_acquire_recursive>
 8002f0a:	4628      	mov	r0, r5
 8002f0c:	4621      	mov	r1, r4
 8002f0e:	f7ff ff5f 	bl	8002dd0 <__sflush_r>
 8002f12:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f14:	07da      	lsls	r2, r3, #31
 8002f16:	4605      	mov	r5, r0
 8002f18:	d4e4      	bmi.n	8002ee4 <_fflush_r+0xc>
 8002f1a:	89a3      	ldrh	r3, [r4, #12]
 8002f1c:	059b      	lsls	r3, r3, #22
 8002f1e:	d4e1      	bmi.n	8002ee4 <_fflush_r+0xc>
 8002f20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f22:	f7ff fb8d 	bl	8002640 <__retarget_lock_release_recursive>
 8002f26:	e7dd      	b.n	8002ee4 <_fflush_r+0xc>

08002f28 <__swbuf_r>:
 8002f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f2a:	460e      	mov	r6, r1
 8002f2c:	4614      	mov	r4, r2
 8002f2e:	4605      	mov	r5, r0
 8002f30:	b118      	cbz	r0, 8002f3a <__swbuf_r+0x12>
 8002f32:	6a03      	ldr	r3, [r0, #32]
 8002f34:	b90b      	cbnz	r3, 8002f3a <__swbuf_r+0x12>
 8002f36:	f7ff fa7d 	bl	8002434 <__sinit>
 8002f3a:	69a3      	ldr	r3, [r4, #24]
 8002f3c:	60a3      	str	r3, [r4, #8]
 8002f3e:	89a3      	ldrh	r3, [r4, #12]
 8002f40:	071a      	lsls	r2, r3, #28
 8002f42:	d501      	bpl.n	8002f48 <__swbuf_r+0x20>
 8002f44:	6923      	ldr	r3, [r4, #16]
 8002f46:	b943      	cbnz	r3, 8002f5a <__swbuf_r+0x32>
 8002f48:	4621      	mov	r1, r4
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	f000 f82a 	bl	8002fa4 <__swsetup_r>
 8002f50:	b118      	cbz	r0, 8002f5a <__swbuf_r+0x32>
 8002f52:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002f56:	4638      	mov	r0, r7
 8002f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	6922      	ldr	r2, [r4, #16]
 8002f5e:	1a98      	subs	r0, r3, r2
 8002f60:	6963      	ldr	r3, [r4, #20]
 8002f62:	b2f6      	uxtb	r6, r6
 8002f64:	4283      	cmp	r3, r0
 8002f66:	4637      	mov	r7, r6
 8002f68:	dc05      	bgt.n	8002f76 <__swbuf_r+0x4e>
 8002f6a:	4621      	mov	r1, r4
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	f7ff ffb3 	bl	8002ed8 <_fflush_r>
 8002f72:	2800      	cmp	r0, #0
 8002f74:	d1ed      	bne.n	8002f52 <__swbuf_r+0x2a>
 8002f76:	68a3      	ldr	r3, [r4, #8]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	60a3      	str	r3, [r4, #8]
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	1c5a      	adds	r2, r3, #1
 8002f80:	6022      	str	r2, [r4, #0]
 8002f82:	701e      	strb	r6, [r3, #0]
 8002f84:	6962      	ldr	r2, [r4, #20]
 8002f86:	1c43      	adds	r3, r0, #1
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d004      	beq.n	8002f96 <__swbuf_r+0x6e>
 8002f8c:	89a3      	ldrh	r3, [r4, #12]
 8002f8e:	07db      	lsls	r3, r3, #31
 8002f90:	d5e1      	bpl.n	8002f56 <__swbuf_r+0x2e>
 8002f92:	2e0a      	cmp	r6, #10
 8002f94:	d1df      	bne.n	8002f56 <__swbuf_r+0x2e>
 8002f96:	4621      	mov	r1, r4
 8002f98:	4628      	mov	r0, r5
 8002f9a:	f7ff ff9d 	bl	8002ed8 <_fflush_r>
 8002f9e:	2800      	cmp	r0, #0
 8002fa0:	d0d9      	beq.n	8002f56 <__swbuf_r+0x2e>
 8002fa2:	e7d6      	b.n	8002f52 <__swbuf_r+0x2a>

08002fa4 <__swsetup_r>:
 8002fa4:	b538      	push	{r3, r4, r5, lr}
 8002fa6:	4b29      	ldr	r3, [pc, #164]	@ (800304c <__swsetup_r+0xa8>)
 8002fa8:	4605      	mov	r5, r0
 8002faa:	6818      	ldr	r0, [r3, #0]
 8002fac:	460c      	mov	r4, r1
 8002fae:	b118      	cbz	r0, 8002fb8 <__swsetup_r+0x14>
 8002fb0:	6a03      	ldr	r3, [r0, #32]
 8002fb2:	b90b      	cbnz	r3, 8002fb8 <__swsetup_r+0x14>
 8002fb4:	f7ff fa3e 	bl	8002434 <__sinit>
 8002fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fbc:	0719      	lsls	r1, r3, #28
 8002fbe:	d422      	bmi.n	8003006 <__swsetup_r+0x62>
 8002fc0:	06da      	lsls	r2, r3, #27
 8002fc2:	d407      	bmi.n	8002fd4 <__swsetup_r+0x30>
 8002fc4:	2209      	movs	r2, #9
 8002fc6:	602a      	str	r2, [r5, #0]
 8002fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fcc:	81a3      	strh	r3, [r4, #12]
 8002fce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fd2:	e033      	b.n	800303c <__swsetup_r+0x98>
 8002fd4:	0758      	lsls	r0, r3, #29
 8002fd6:	d512      	bpl.n	8002ffe <__swsetup_r+0x5a>
 8002fd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002fda:	b141      	cbz	r1, 8002fee <__swsetup_r+0x4a>
 8002fdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002fe0:	4299      	cmp	r1, r3
 8002fe2:	d002      	beq.n	8002fea <__swsetup_r+0x46>
 8002fe4:	4628      	mov	r0, r5
 8002fe6:	f7ff fb2d 	bl	8002644 <_free_r>
 8002fea:	2300      	movs	r3, #0
 8002fec:	6363      	str	r3, [r4, #52]	@ 0x34
 8002fee:	89a3      	ldrh	r3, [r4, #12]
 8002ff0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002ff4:	81a3      	strh	r3, [r4, #12]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	6063      	str	r3, [r4, #4]
 8002ffa:	6923      	ldr	r3, [r4, #16]
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	89a3      	ldrh	r3, [r4, #12]
 8003000:	f043 0308 	orr.w	r3, r3, #8
 8003004:	81a3      	strh	r3, [r4, #12]
 8003006:	6923      	ldr	r3, [r4, #16]
 8003008:	b94b      	cbnz	r3, 800301e <__swsetup_r+0x7a>
 800300a:	89a3      	ldrh	r3, [r4, #12]
 800300c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003014:	d003      	beq.n	800301e <__swsetup_r+0x7a>
 8003016:	4621      	mov	r1, r4
 8003018:	4628      	mov	r0, r5
 800301a:	f000 f84f 	bl	80030bc <__smakebuf_r>
 800301e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003022:	f013 0201 	ands.w	r2, r3, #1
 8003026:	d00a      	beq.n	800303e <__swsetup_r+0x9a>
 8003028:	2200      	movs	r2, #0
 800302a:	60a2      	str	r2, [r4, #8]
 800302c:	6962      	ldr	r2, [r4, #20]
 800302e:	4252      	negs	r2, r2
 8003030:	61a2      	str	r2, [r4, #24]
 8003032:	6922      	ldr	r2, [r4, #16]
 8003034:	b942      	cbnz	r2, 8003048 <__swsetup_r+0xa4>
 8003036:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800303a:	d1c5      	bne.n	8002fc8 <__swsetup_r+0x24>
 800303c:	bd38      	pop	{r3, r4, r5, pc}
 800303e:	0799      	lsls	r1, r3, #30
 8003040:	bf58      	it	pl
 8003042:	6962      	ldrpl	r2, [r4, #20]
 8003044:	60a2      	str	r2, [r4, #8]
 8003046:	e7f4      	b.n	8003032 <__swsetup_r+0x8e>
 8003048:	2000      	movs	r0, #0
 800304a:	e7f7      	b.n	800303c <__swsetup_r+0x98>
 800304c:	20000018 	.word	0x20000018

08003050 <_sbrk_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	4d06      	ldr	r5, [pc, #24]	@ (800306c <_sbrk_r+0x1c>)
 8003054:	2300      	movs	r3, #0
 8003056:	4604      	mov	r4, r0
 8003058:	4608      	mov	r0, r1
 800305a:	602b      	str	r3, [r5, #0]
 800305c:	f7fd fe80 	bl	8000d60 <_sbrk>
 8003060:	1c43      	adds	r3, r0, #1
 8003062:	d102      	bne.n	800306a <_sbrk_r+0x1a>
 8003064:	682b      	ldr	r3, [r5, #0]
 8003066:	b103      	cbz	r3, 800306a <_sbrk_r+0x1a>
 8003068:	6023      	str	r3, [r4, #0]
 800306a:	bd38      	pop	{r3, r4, r5, pc}
 800306c:	20000228 	.word	0x20000228

08003070 <__swhatbuf_r>:
 8003070:	b570      	push	{r4, r5, r6, lr}
 8003072:	460c      	mov	r4, r1
 8003074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003078:	2900      	cmp	r1, #0
 800307a:	b096      	sub	sp, #88	@ 0x58
 800307c:	4615      	mov	r5, r2
 800307e:	461e      	mov	r6, r3
 8003080:	da0d      	bge.n	800309e <__swhatbuf_r+0x2e>
 8003082:	89a3      	ldrh	r3, [r4, #12]
 8003084:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003088:	f04f 0100 	mov.w	r1, #0
 800308c:	bf14      	ite	ne
 800308e:	2340      	movne	r3, #64	@ 0x40
 8003090:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003094:	2000      	movs	r0, #0
 8003096:	6031      	str	r1, [r6, #0]
 8003098:	602b      	str	r3, [r5, #0]
 800309a:	b016      	add	sp, #88	@ 0x58
 800309c:	bd70      	pop	{r4, r5, r6, pc}
 800309e:	466a      	mov	r2, sp
 80030a0:	f000 f848 	bl	8003134 <_fstat_r>
 80030a4:	2800      	cmp	r0, #0
 80030a6:	dbec      	blt.n	8003082 <__swhatbuf_r+0x12>
 80030a8:	9901      	ldr	r1, [sp, #4]
 80030aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80030ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80030b2:	4259      	negs	r1, r3
 80030b4:	4159      	adcs	r1, r3
 80030b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030ba:	e7eb      	b.n	8003094 <__swhatbuf_r+0x24>

080030bc <__smakebuf_r>:
 80030bc:	898b      	ldrh	r3, [r1, #12]
 80030be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030c0:	079d      	lsls	r5, r3, #30
 80030c2:	4606      	mov	r6, r0
 80030c4:	460c      	mov	r4, r1
 80030c6:	d507      	bpl.n	80030d8 <__smakebuf_r+0x1c>
 80030c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80030cc:	6023      	str	r3, [r4, #0]
 80030ce:	6123      	str	r3, [r4, #16]
 80030d0:	2301      	movs	r3, #1
 80030d2:	6163      	str	r3, [r4, #20]
 80030d4:	b003      	add	sp, #12
 80030d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030d8:	ab01      	add	r3, sp, #4
 80030da:	466a      	mov	r2, sp
 80030dc:	f7ff ffc8 	bl	8003070 <__swhatbuf_r>
 80030e0:	9f00      	ldr	r7, [sp, #0]
 80030e2:	4605      	mov	r5, r0
 80030e4:	4639      	mov	r1, r7
 80030e6:	4630      	mov	r0, r6
 80030e8:	f7ff fb18 	bl	800271c <_malloc_r>
 80030ec:	b948      	cbnz	r0, 8003102 <__smakebuf_r+0x46>
 80030ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030f2:	059a      	lsls	r2, r3, #22
 80030f4:	d4ee      	bmi.n	80030d4 <__smakebuf_r+0x18>
 80030f6:	f023 0303 	bic.w	r3, r3, #3
 80030fa:	f043 0302 	orr.w	r3, r3, #2
 80030fe:	81a3      	strh	r3, [r4, #12]
 8003100:	e7e2      	b.n	80030c8 <__smakebuf_r+0xc>
 8003102:	89a3      	ldrh	r3, [r4, #12]
 8003104:	6020      	str	r0, [r4, #0]
 8003106:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800310a:	81a3      	strh	r3, [r4, #12]
 800310c:	9b01      	ldr	r3, [sp, #4]
 800310e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003112:	b15b      	cbz	r3, 800312c <__smakebuf_r+0x70>
 8003114:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003118:	4630      	mov	r0, r6
 800311a:	f000 f81d 	bl	8003158 <_isatty_r>
 800311e:	b128      	cbz	r0, 800312c <__smakebuf_r+0x70>
 8003120:	89a3      	ldrh	r3, [r4, #12]
 8003122:	f023 0303 	bic.w	r3, r3, #3
 8003126:	f043 0301 	orr.w	r3, r3, #1
 800312a:	81a3      	strh	r3, [r4, #12]
 800312c:	89a3      	ldrh	r3, [r4, #12]
 800312e:	431d      	orrs	r5, r3
 8003130:	81a5      	strh	r5, [r4, #12]
 8003132:	e7cf      	b.n	80030d4 <__smakebuf_r+0x18>

08003134 <_fstat_r>:
 8003134:	b538      	push	{r3, r4, r5, lr}
 8003136:	4d07      	ldr	r5, [pc, #28]	@ (8003154 <_fstat_r+0x20>)
 8003138:	2300      	movs	r3, #0
 800313a:	4604      	mov	r4, r0
 800313c:	4608      	mov	r0, r1
 800313e:	4611      	mov	r1, r2
 8003140:	602b      	str	r3, [r5, #0]
 8003142:	f7fd fde5 	bl	8000d10 <_fstat>
 8003146:	1c43      	adds	r3, r0, #1
 8003148:	d102      	bne.n	8003150 <_fstat_r+0x1c>
 800314a:	682b      	ldr	r3, [r5, #0]
 800314c:	b103      	cbz	r3, 8003150 <_fstat_r+0x1c>
 800314e:	6023      	str	r3, [r4, #0]
 8003150:	bd38      	pop	{r3, r4, r5, pc}
 8003152:	bf00      	nop
 8003154:	20000228 	.word	0x20000228

08003158 <_isatty_r>:
 8003158:	b538      	push	{r3, r4, r5, lr}
 800315a:	4d06      	ldr	r5, [pc, #24]	@ (8003174 <_isatty_r+0x1c>)
 800315c:	2300      	movs	r3, #0
 800315e:	4604      	mov	r4, r0
 8003160:	4608      	mov	r0, r1
 8003162:	602b      	str	r3, [r5, #0]
 8003164:	f7fd fde4 	bl	8000d30 <_isatty>
 8003168:	1c43      	adds	r3, r0, #1
 800316a:	d102      	bne.n	8003172 <_isatty_r+0x1a>
 800316c:	682b      	ldr	r3, [r5, #0]
 800316e:	b103      	cbz	r3, 8003172 <_isatty_r+0x1a>
 8003170:	6023      	str	r3, [r4, #0]
 8003172:	bd38      	pop	{r3, r4, r5, pc}
 8003174:	20000228 	.word	0x20000228

08003178 <_init>:
 8003178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800317a:	bf00      	nop
 800317c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800317e:	bc08      	pop	{r3}
 8003180:	469e      	mov	lr, r3
 8003182:	4770      	bx	lr

08003184 <_fini>:
 8003184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003186:	bf00      	nop
 8003188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800318a:	bc08      	pop	{r3}
 800318c:	469e      	mov	lr, r3
 800318e:	4770      	bx	lr
