<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1440513289627" xml:lang="en-us">
  <title class="- topic/title ">Embedded Trace Macrocell</title>
  <titlealts class="- topic/titlealts ">
    <navtitle class="- topic/navtitle ">Embedded Trace Macrocell</navtitle>
  </titlealts>
  <shortdesc class="- topic/shortdesc ">This chapter describes the ETM for the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="mar1332756338078.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">About the ETM</linktext><desc class="- topic/desc ">The ETM trace unit is a module that performs real-time instruction flow 		tracing based on the ETMv4 architecture. The ETM is a CoreSight component, and is an integral 		part of the <keyword class="- topic/keyword ">Arm</keyword> Real-time Debug solution, DS-5 Development Studio.</desc></link><link class="- topic/link " format="dita" href="joh1440674598602.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ETM trace unit generation options and resources</linktext><desc class="- topic/desc ">The following table shows the trace generation options implemented in     the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> ETM trace     unit.</desc></link><link class="- topic/link " format="dita" href="joh1440674602784.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ETM trace unit functional description</linktext><desc class="- topic/desc ">This section describes the functionality of <ph class="- topic/ph ">the ETM</ph> trace     unit.</desc></link><link class="- topic/link " format="dita" href="joh1440674621742.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Resetting the ETM</linktext><desc class="- topic/desc ">The reset for <ph class="- topic/ph ">the ETM</ph> trace unit is the same as a Cold reset for the     core. </desc></link><link class="- topic/link " format="dita" href="joh1440674624053.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Programming and reading ETM trace unit registers</linktext><desc class="- topic/desc ">You program and read the ETM trace unit registers using the Debug APB     interface.</desc></link><link class="- topic/link " format="dita" href="joh1440674631854.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">ETM trace unit register interfaces</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core supports only memory-mapped interface to trace registers.</desc></link><link class="- topic/link " format="dita" href="joh1440674845060.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Interaction with the PMU and Debug</linktext><desc class="- topic/desc ">This section describes the interaction with the PMU and the effect of     debug double lock on trace register access.</desc></link></linkpool></linkpool></related-links></reference>