Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 19 15:47:02 2024
| Host         : DESKTOP-DU3OVKP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.199        0.000                      0                  178        0.191        0.000                      0                  178        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.199        0.000                      0                  178        0.191        0.000                      0                  178        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.087ns (39.274%)  route 3.227ns (60.726%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.795    10.635    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    debounce_u/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.087ns (39.274%)  route 3.227ns (60.726%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.795    10.635    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    debounce_u/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.087ns (39.274%)  route 3.227ns (60.726%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.795    10.635    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    debounce_u/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.087ns (39.274%)  route 3.227ns (60.726%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.795    10.635    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    debounce_u/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.087ns (40.304%)  route 3.091ns (59.696%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.660    10.499    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    debounce_u/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.087ns (40.304%)  route 3.091ns (59.696%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.660    10.499    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    debounce_u/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.087ns (40.304%)  route 3.091ns (59.696%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.660    10.499    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    debounce_u/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.087ns (40.304%)  route 3.091ns (59.696%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.660    10.499    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.597    15.020    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    debounce_u/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.087ns (40.352%)  route 3.085ns (59.648%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.654    10.493    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    debounce_u/CLK
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    debounce_u/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 debounce_u/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.087ns (40.352%)  route 3.085ns (59.648%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.718     5.321    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  debounce_u/count_reg[9]/Q
                         net (fo=2, routed)           0.785     6.561    debounce_u/count_reg[9]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.198 r  debounce_u/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.198    debounce_u/count_reg[0]_i_12_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  debounce_u/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.315    debounce_u/count_reg[0]_i_6_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.638 r  debounce_u/count_reg[0]_i_14/O[1]
                         net (fo=1, routed)           0.433     8.071    debounce_u/count_reg[0]_i_14_n_6
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.306     8.377 f  debounce_u/count[0]_i_9/O
                         net (fo=1, routed)           0.764     9.141    debounce_u/count[0]_i_9_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.265 f  debounce_u/count[0]_i_4/O
                         net (fo=2, routed)           0.450     9.715    debounce_u/count[0]_i_4_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.839 r  debounce_u/count[0]_i_1/O
                         net (fo=20, routed)          0.654    10.493    debounce_u/count[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.600    15.023    debounce_u/CLK
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    debounce_u/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_tx/shift_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.914%)  route 0.108ns (34.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    my_tx/CLK
    SLICE_X2Y85          FDRE                                         r  my_tx/shift_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  my_tx/shift_buffer_reg[8]/Q
                         net (fo=1, routed)           0.108     1.791    my_tx/shift_buffer[8]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  my_tx/data_out_i_1/O
                         net (fo=1, routed)           0.000     1.836    my_tx/data_out_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  my_tx/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.869     2.034    my_tx/CLK
    SLICE_X5Y85          FDRE                                         r  my_tx/data_out_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.091     1.645    my_tx/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce_u/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tx/step_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.648%)  route 0.173ns (45.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    debounce_u/CLK
    SLICE_X6Y83          FDRE                                         r  debounce_u/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  debounce_u/clean_out_reg/Q
                         net (fo=8, routed)           0.173     1.855    my_tx/clean
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.900 r  my_tx/step_i_1/O
                         net (fo=1, routed)           0.000     1.900    my_tx/step_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  my_tx/step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.033    my_tx/CLK
    SLICE_X6Y84          FDRE                                         r  my_tx/step_reg/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     1.652    my_tx/step_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debounce_u/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.779    debounce_u/count_reg[11]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  debounce_u/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    debounce_u/count_reg[8]_i_1_n_4
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    debounce_u/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debounce_u/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.777    debounce_u/count_reg[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  debounce_u/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.885    debounce_u/count_reg[0]_i_3_n_4
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.869     2.034    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    debounce_u/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debounce_u/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.779    debounce_u/count_reg[19]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  debounce_u/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    debounce_u/count_reg[16]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    debounce_u/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.599     1.518    debounce_u/CLK
    SLICE_X3Y83          FDRE                                         r  debounce_u/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_u/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.779    debounce_u/count_reg[7]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  debounce_u/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    debounce_u/count_reg[4]_i_1_n_4
    SLICE_X3Y83          FDRE                                         r  debounce_u/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.870     2.035    debounce_u/CLK
    SLICE_X3Y83          FDRE                                         r  debounce_u/count_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    debounce_u/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    debounce_u/CLK
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debounce_u/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.780    debounce_u/count_reg[15]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  debounce_u/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    debounce_u/count_reg[12]_i_1_n_4
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    debounce_u/CLK
    SLICE_X3Y85          FDRE                                         r  debounce_u/count_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    debounce_u/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.517    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debounce_u/count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.779    debounce_u/count_reg[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  debounce_u/count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.890    debounce_u/count_reg[0]_i_3_n_5
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.869     2.034    debounce_u/CLK
    SLICE_X3Y82          FDRE                                         r  debounce_u/count_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    debounce_u/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debounce_u/count_reg[10]/Q
                         net (fo=2, routed)           0.120     1.781    debounce_u/count_reg[10]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  debounce_u/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    debounce_u/count_reg[8]_i_1_n_5
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.871     2.036    debounce_u/CLK
    SLICE_X3Y84          FDRE                                         r  debounce_u/count_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    debounce_u/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounce_u/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_u/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.519    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debounce_u/count_reg[18]/Q
                         net (fo=2, routed)           0.120     1.781    debounce_u/count_reg[18]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  debounce_u/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    debounce_u/count_reg[16]_i_1_n_5
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.037    debounce_u/CLK
    SLICE_X3Y86          FDRE                                         r  debounce_u/count_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    debounce_u/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     debounce_u/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     debounce_u/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     debounce_u/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     debounce_u/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     debounce_u/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     debounce_u/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     debounce_u/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     debounce_u/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     debounce_u/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     my_tx/btn_was_pressed_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     my_tx/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     my_tx/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     my_tx/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     my_tx/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     my_tx/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     my_tx/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     my_tx/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     my_tx/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     my_tx/step_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     debounce_u/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     debounce_u/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     debounce_u/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     debounce_u/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     debounce_u/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     debounce_u/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     debounce_u/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     debounce_u/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     debounce_u/old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     my_tx/btn_was_pressed_reg/C



