<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>conflict_analysis<hr>
Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v4</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v5</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param_v7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main_v10</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v11</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v14</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v15</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v16</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v17</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v18</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 19states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>gt:6<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:9</th><th>selector:10<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0(0,1:)  </th><td>next:<br>3<br>id:85<br></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v1<br>id:56<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v4<br>id:59<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v5<br>id:62<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t8<br>id:93<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:97<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:99<br></td><td></td><td></td><td></td><td></td><td></td><td>(var:reg_t8)(var:reg_t9)(var:reg_t10)(var:reg_t1_v1)(var:reg_t2_v4)(var:reg_t3_v5),var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5</td> </tr>
 <tr class=odd>
  <th>s3(1,1:)  </th><td>next:<br>5<br>id:10<br></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r4_main_v11<br>id:3<br></td><td></td><td></td><td></td><td></td><td>(var:r4_main_v11),var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=even>
  <th>s5(1,1:)  </th><td>next:<br>6<br>id:12<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=odd>
  <th>s6(1,1:)  </th><td>next:<br>8<br>id:13<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=even>
  <th>s8(1,1:)  </th><td>next:<br>38<br>id:15<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=odd>
  <th>s14(1,1:)  </th><td>next:<br>15<br>id:21<br></td><td></td><td>inputs:<br>const:1<br>var:reg_t1_v13<br>id:7<br></td><td></td><td></td><td></td><td></td><td>,var:reg_t1_v13</td> </tr>
 <tr class=even>
  <th>s15(2,1:)  </th><td>next:<br>15<br>id:86<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s38(1,1:)  </th><td>next:<br>40<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=even>
  <th>s40(1,1:)  </th><td>next:<br>42<br>id:60<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=odd>
  <th>s42(1,1:)  </th><td>next:<br>43<br>id:63<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11</td> </tr>
 <tr class=even>
  <th>s43(2,1:)  </th><td>next:<br>56<br>id:64<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v1<br>var:reg_t1_v2<br>var:reg_t8<br>outputs:<br>var:reg_t1_v13<br>id:95<br><hr>inputs:<br>var:reg_t2_v3<br>var:reg_t2_v4<br>var:reg_t9<br>outputs:<br>var:reg_t2_v14<br>id:98<br><hr>inputs:<br>var:reg_t3_v5<br>var:reg_t3_v6<br>var:reg_t10<br>outputs:<br>var:reg_t3_v15<br>id:101<br></td><td>(var:reg_t1_v13)(var:reg_t2_v14)(var:reg_t3_v15),var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr class=odd>
  <th>s56(1,1:)  </th><td>next:<br>45<br>id:89<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr class=even>
  <th>s45(1,1:)  </th><td>next:<br>46<br>id:68<br></td><td></td><td></td><td>inputs:<br>var:r4_main_v11<br>var:reg_t3_v15<br>outputs:<br>var:reg_t5_v16<br>id:67<br></td><td></td><td></td><td></td><td>(var:reg_t5_v16),var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16</td> </tr>
 <tr class=odd>
  <th>s46(1,2:)  </th><td>inputs:<br>var:reg_t5_v16<br>next:<br>48<br>54<br>id:69<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16</td> </tr>
 <tr class=even>
  <th>s48(1,1:)  </th><td>next:<br>49<br>id:73<br></td><td>inputs:<br>var:reg_t2_v14<br>outputs:<br>var:reg_t1_v2<br>id:72<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t8<br>id:94<br></td><td></td><td></td><td></td><td></td><td></td><td>(var:reg_t8)(var:reg_t1_v2),var:reg_t8,var:reg_t1_v2,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16</td> </tr>
 <tr class=odd>
  <th>s49(1,1:)  </th><td>next:<br>50<br>id:75<br></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t2_v14<br>var:reg_t2_v14<br>outputs:<br>var:reg_t7_v17<br>id:74<br></td><td></td><td></td><td>(var:reg_t7_v17),var:reg_t8,var:reg_t1_v2,var:reg_t2_v14,var:reg_t3_v15,var:reg_t7_v17</td> </tr>
 <tr class=even>
  <th>s50(1,1:)  </th><td>next:<br>51<br>id:77<br></td><td>inputs:<br>var:reg_t7_v17<br>outputs:<br>var:reg_t2_v3<br>id:76<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:96<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:100<br></td><td></td><td></td><td>inputs:<br>var:reg_t3_v15<br>const:1<br>outputs:<br>var:reg_t3_v6<br>id:78<br></td><td></td><td></td><td>(var:reg_t9)(var:reg_t10)(var:reg_t2_v3)(var:reg_t3_v6),var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v2,var:reg_t2_v3,var:reg_t3_v6,var:reg_t3_v15,var:reg_t7_v17</td> </tr>
 <tr class=odd>
  <th>s51(1,1:)  </th><td>next:<br>43<br>id:79<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v2,var:reg_t2_v3,var:reg_t3_v6</td> </tr>
 <tr class=even>
  <th>s54(1,1:)  </th><td>next:<br>14<br>id:83<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16</td> </tr>
</table><br>reg_conflict<hr>
Summary:<br>15conflict pairs
<br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v1</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v2</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16,var:reg_t7_v17</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v3</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t7_v17</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v4</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v5</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t7_v17</td> </tr>
 <tr>  <td>normal</td><td>m_param_v7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main_v10</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v11</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16</td> </tr>
 <tr>  <td>normal</td><td>m_param_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v13</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v14</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t3_v15,var:reg_t5_v16,var:reg_t7_v17</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v15</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t5_v16,var:reg_t7_v17</td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v16</td><td>enum:2</td><td>conflict,var:reg_t8,var:reg_t1_v2,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v17</td><td>int:32</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t10,var:reg_t1_v2,var:reg_t2_v3,var:reg_t3_v6,var:reg_t2_v14,var:reg_t3_v15</td> </tr>
 <tr>  <td>normal</td><td>m_result_v18</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>enum:2</td><td>conflict,var:reg_t9,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t5_v16,var:reg_t7_v17</td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td>conflict,var:reg_t8,var:reg_t10,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t7_v17</td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td><td>conflict,var:reg_t8,var:reg_t9,var:reg_t1_v1,var:reg_t1_v2,var:reg_t2_v3,var:reg_t2_v4,var:reg_t3_v5,var:reg_t3_v6,var:r4_main_v11,var:reg_t1_v13,var:reg_t2_v14,var:reg_t3_v15,var:reg_t7_v17</td> </tr>
</table>State Machine: 19states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>gt:6<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:9</th><th>selector:10<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0(0,1:)  </th><td>next:<br>3<br>id:85<br></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v1<br>id:56<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v4<br>id:59<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v5<br>id:62<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t8<br>id:93<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:97<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:99<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s3(1,1:)  </th><td>next:<br>5<br>id:10<br></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r4_main_v11<br>id:3<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s5(1,1:)  </th><td>next:<br>6<br>id:12<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s6(1,1:)  </th><td>next:<br>8<br>id:13<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s8(1,1:)  </th><td>next:<br>38<br>id:15<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s14(1,1:)  </th><td>next:<br>15<br>id:21<br></td><td></td><td>inputs:<br>const:1<br>var:reg_t1_v13<br>id:7<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s15(2,1:)  </th><td>next:<br>15<br>id:86<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s38(1,1:)  </th><td>next:<br>40<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s40(1,1:)  </th><td>next:<br>42<br>id:60<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s42(1,1:)  </th><td>next:<br>43<br>id:63<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s43(2,1:)  </th><td>next:<br>56<br>id:64<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v1<br>var:reg_t1_v2<br>var:reg_t8<br>outputs:<br>var:reg_t1_v13<br>id:95<br><hr>inputs:<br>var:reg_t2_v3<br>var:reg_t2_v4<br>var:reg_t9<br>outputs:<br>var:reg_t2_v14<br>id:98<br><hr>inputs:<br>var:reg_t3_v5<br>var:reg_t3_v6<br>var:reg_t10<br>outputs:<br>var:reg_t3_v15<br>id:101<br></td><td></td> </tr>
 <tr class=odd>
  <th>s56(1,1:)  </th><td>next:<br>45<br>id:89<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s45(1,1:)  </th><td>next:<br>46<br>id:68<br></td><td></td><td></td><td>inputs:<br>var:r4_main_v11<br>var:reg_t3_v15<br>outputs:<br>var:reg_t5_v16<br>id:67<br></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s46(1,2:)  </th><td>inputs:<br>var:reg_t5_v16<br>next:<br>48<br>54<br>id:69<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s48(1,1:)  </th><td>next:<br>49<br>id:73<br></td><td>inputs:<br>var:reg_t2_v14<br>outputs:<br>var:reg_t1_v2<br>id:72<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t8<br>id:94<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s49(1,1:)  </th><td>next:<br>50<br>id:75<br></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t2_v14<br>var:reg_t2_v14<br>outputs:<br>var:reg_t7_v17<br>id:74<br></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s50(1,1:)  </th><td>next:<br>51<br>id:77<br></td><td>inputs:<br>var:reg_t7_v17<br>outputs:<br>var:reg_t2_v3<br>id:76<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:96<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:100<br></td><td></td><td></td><td>inputs:<br>var:reg_t3_v15<br>const:1<br>outputs:<br>var:reg_t3_v6<br>id:78<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s51(1,1:)  </th><td>next:<br>43<br>id:79<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s54(1,1:)  </th><td>next:<br>14<br>id:83<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
</table><br>reg_share<hr>
Summary:<br>18 registers were merged
<br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td><td>,merged var:r3_main,merged var:m_param,merged var:reg_t7,merged var:reg_t1,merged var:m_param_v12,merged var:reg_t1_v1,merged var:m_param_v7,merged var:r1_main_v9,merged var:reg_t7_v17</td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td>,merged var:m_result,merged var:reg_t2,merged var:reg_t1_v2,merged var:m_result_v8,merged var:m_result_v18</td> </tr>
 <tr>  <td>normal</td><td>m_param</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3</td><td>int:32</td><td>,merged var:reg_t2_v3,merged var:r3_main_v10</td> </tr>
 <tr>  <td>normal</td><td>reg_t5</td><td>enum:2</td><td>,merged var:reg_t8</td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v1</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v2</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v3</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v4</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v5</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param_v7</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r1_main_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r3_main_v10</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v11</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_param_v12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v14</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v15</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t5_v16</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7_v17</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>m_result_v18</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t8</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td>,merged var:reg_t5_v16</td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 19states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>gt:6<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>phi:9</th><th>selector:10<br>shared</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0(0,1:)  </th><td>next:<br>3<br>id:85<br></td><td>inputs:<br>const:0<br>outputs:<br>var:r1_main<br>id:56<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v4<br>id:59<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v5<br>id:62<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t5<br>id:93<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:97<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:99<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s3(1,1:)  </th><td>next:<br>5<br>id:10<br></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r4_main_v11<br>id:3<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s5(1,1:)  </th><td>next:<br>6<br>id:12<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s6(1,1:)  </th><td>next:<br>8<br>id:13<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s8(1,1:)  </th><td>next:<br>38<br>id:15<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s14(1,1:)  </th><td>next:<br>15<br>id:21<br></td><td></td><td>inputs:<br>const:1<br>var:reg_t1_v13<br>id:7<br></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s15(2,1:)  </th><td>next:<br>15<br>id:86<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s38(1,1:)  </th><td>next:<br>40<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s40(1,1:)  </th><td>next:<br>42<br>id:60<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s42(1,1:)  </th><td>next:<br>43<br>id:63<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s43(2,1:)  </th><td>next:<br>56<br>id:64<br></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:r1_main<br>var:r4_main<br>var:reg_t5<br>outputs:<br>var:reg_t1_v13<br>id:95<br><hr>inputs:<br>var:reg_t3<br>var:reg_t2_v4<br>var:reg_t9<br>outputs:<br>var:reg_t2_v14<br>id:98<br><hr>inputs:<br>var:reg_t3_v5<br>var:reg_t3_v6<br>var:reg_t10<br>outputs:<br>var:reg_t3_v15<br>id:101<br></td><td></td> </tr>
 <tr class=odd>
  <th>s56(1,1:)  </th><td>next:<br>45<br>id:89<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s45(1,1:)  </th><td>next:<br>46<br>id:68<br></td><td></td><td></td><td>inputs:<br>var:r4_main_v11<br>var:reg_t3_v15<br>outputs:<br>var:reg_t9<br>id:67<br></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s46(1,2:)  </th><td>inputs:<br>var:reg_t9<br>next:<br>48<br>54<br>id:69<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s48(1,1:)  </th><td>next:<br>49<br>id:73<br></td><td>inputs:<br>var:reg_t2_v14<br>outputs:<br>var:r4_main<br>id:72<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t5<br>id:94<br></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s49(1,1:)  </th><td>next:<br>50<br>id:75<br></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t2_v14<br>var:reg_t2_v14<br>outputs:<br>var:r1_main<br>id:74<br></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s50(1,1:)  </th><td>next:<br>51<br>id:77<br></td><td>inputs:<br>var:r1_main<br>outputs:<br>var:reg_t3<br>id:76<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:96<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:100<br></td><td></td><td></td><td>inputs:<br>var:reg_t3_v15<br>const:1<br>outputs:<br>var:reg_t3_v6<br>id:78<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s51(1,1:)  </th><td>next:<br>43<br>id:79<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s54(1,1:)  </th><td>next:<br>14<br>id:83<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
</table></body></html>
