
WS2022 ESP Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080049b0  080049b0  000149b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a28  08004a28  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08004a28  08004a28  00014a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a30  08004a30  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a30  08004a30  00014a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a34  08004a34  00014a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08004a38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000454  20000084  08004abc  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08004abc  000204d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011df1  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a52  00000000  00000000  00031e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  000348f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  00035948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015c42  00000000  00000000  00036850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c19  00000000  00000000  0004c492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827fd  00000000  00000000  000600ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e28a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e18  00000000  00000000  000e28f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004998 	.word	0x08004998

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	08004998 	.word	0x08004998

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <lcd_write_cmd>:
//  @param:  command (see lcd.h)
//  @retval: none
//**************************************************************************************************
//
void lcd_write_cmd(I2C_HandleTypeDef *hi2c, uint8_t cmd)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b086      	sub	sp, #24
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	000a      	movs	r2, r1
 80004c6:	1cfb      	adds	r3, r7, #3
 80004c8:	701a      	strb	r2, [r3, #0]
    uint8_t buff[2] = {0x80, 0x00};
 80004ca:	210c      	movs	r1, #12
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	2280      	movs	r2, #128	; 0x80
 80004d0:	801a      	strh	r2, [r3, #0]

    buff[1] = cmd;
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	1cfa      	adds	r2, r7, #3
 80004d6:	7812      	ldrb	r2, [r2, #0]
 80004d8:	705a      	strb	r2, [r3, #1]
        HAL_I2C_Master_Transmit(hi2c, LCD_WR_ADDRESS, buff, sizeof(buff), 0xFFFF);
 80004da:	187a      	adds	r2, r7, r1
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <lcd_write_cmd+0x3c>)
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	2302      	movs	r3, #2
 80004e4:	217c      	movs	r1, #124	; 0x7c
 80004e6:	f001 fd0f 	bl	8001f08 <HAL_I2C_Master_Transmit>
        HAL_Delay(10);
 80004ea:	200a      	movs	r0, #10
 80004ec:	f000 ff1e 	bl	800132c <HAL_Delay>
}
 80004f0:	46c0      	nop			; (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b004      	add	sp, #16
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	0000ffff 	.word	0x0000ffff

080004fc <lcd_init>:
//  @param:  none
//  @retval: none
//**************************************************************************************************
//
void lcd_init(I2C_HandleTypeDef *hi2c)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af02      	add	r7, sp, #8
 8000502:	6078      	str	r0, [r7, #4]
    {
        0x80, 0x38, 0x80, 0x39, 0x80, 0x1C, 0x80, 0x72, 0x80, 0x57,
        0x80, 0x6C, 0x80, 0x0F, 0x80, 0x01, 0x80, 0x06, 0x80, 0x02,
    };

    HAL_I2C_Master_Transmit(hi2c, LCD_WR_ADDRESS, init_cmd_buffer, sizeof(init_cmd_buffer), 0xFF);
 8000504:	4a09      	ldr	r2, [pc, #36]	; (800052c <lcd_init+0x30>)
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	23ff      	movs	r3, #255	; 0xff
 800050a:	9300      	str	r3, [sp, #0]
 800050c:	2314      	movs	r3, #20
 800050e:	217c      	movs	r1, #124	; 0x7c
 8000510:	f001 fcfa 	bl	8001f08 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Transmit(hi2c, LCD_WR_ADDRESS, init_cmd_buffer, sizeof(init_cmd_buffer), 0xFF);
 8000514:	4a05      	ldr	r2, [pc, #20]	; (800052c <lcd_init+0x30>)
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	23ff      	movs	r3, #255	; 0xff
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	2314      	movs	r3, #20
 800051e:	217c      	movs	r1, #124	; 0x7c
 8000520:	f001 fcf2 	bl	8001f08 <HAL_I2C_Master_Transmit>
}
 8000524:	46c0      	nop			; (mov r8, r8)
 8000526:	46bd      	mov	sp, r7
 8000528:	b002      	add	sp, #8
 800052a:	bd80      	pop	{r7, pc}
 800052c:	20000000 	.word	0x20000000

08000530 <lcd_goto_rc>:
//  @param:  col = 0...15
//  @retval: none
//**************************************************************************************************
//
void lcd_goto_rc(I2C_HandleTypeDef *hi2c, uint8_t row, uint8_t col)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	0008      	movs	r0, r1
 800053a:	0011      	movs	r1, r2
 800053c:	1cfb      	adds	r3, r7, #3
 800053e:	1c02      	adds	r2, r0, #0
 8000540:	701a      	strb	r2, [r3, #0]
 8000542:	1cbb      	adds	r3, r7, #2
 8000544:	1c0a      	adds	r2, r1, #0
 8000546:	701a      	strb	r2, [r3, #0]
    if (row == 0)
 8000548:	1cfb      	adds	r3, r7, #3
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d109      	bne.n	8000564 <lcd_goto_rc+0x34>
    {
        lcd_write_cmd(hi2c, 0x80 + col);
 8000550:	1cbb      	adds	r3, r7, #2
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	3b80      	subs	r3, #128	; 0x80
 8000556:	b2da      	uxtb	r2, r3
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	0011      	movs	r1, r2
 800055c:	0018      	movs	r0, r3
 800055e:	f7ff ffad 	bl	80004bc <lcd_write_cmd>
    }
    else
    {
        lcd_write_cmd(hi2c, 0xC0 + col);
    }
}
 8000562:	e008      	b.n	8000576 <lcd_goto_rc+0x46>
        lcd_write_cmd(hi2c, 0xC0 + col);
 8000564:	1cbb      	adds	r3, r7, #2
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	3b40      	subs	r3, #64	; 0x40
 800056a:	b2da      	uxtb	r2, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	0011      	movs	r1, r2
 8000570:	0018      	movs	r0, r3
 8000572:	f7ff ffa3 	bl	80004bc <lcd_write_cmd>
}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	b002      	add	sp, #8
 800057c:	bd80      	pop	{r7, pc}
	...

08000580 <lcd_putchar>:
//  @param:  ASCII character
//  @retval: none
//**************************************************************************************************
//
void lcd_putchar(I2C_HandleTypeDef *hi2c, char ch)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af02      	add	r7, sp, #8
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	000a      	movs	r2, r1
 800058a:	1cfb      	adds	r3, r7, #3
 800058c:	701a      	strb	r2, [r3, #0]
    uint8_t buff[2] = {0xC0, 0x00};
 800058e:	210c      	movs	r1, #12
 8000590:	187b      	adds	r3, r7, r1
 8000592:	22c0      	movs	r2, #192	; 0xc0
 8000594:	801a      	strh	r2, [r3, #0]

    buff[1] = ch;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	1cfa      	adds	r2, r7, #3
 800059a:	7812      	ldrb	r2, [r2, #0]
 800059c:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(hi2c, LCD_WR_ADDRESS, buff, sizeof(buff), 0xFFFF);
 800059e:	187a      	adds	r2, r7, r1
 80005a0:	6878      	ldr	r0, [r7, #4]
 80005a2:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <lcd_putchar+0x38>)
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2302      	movs	r3, #2
 80005a8:	217c      	movs	r1, #124	; 0x7c
 80005aa:	f001 fcad 	bl	8001f08 <HAL_I2C_Master_Transmit>
}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b004      	add	sp, #16
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	0000ffff 	.word	0x0000ffff

080005bc <lcd_putstr>:
//  @param:  Text string
//  @retval: none
//**************************************************************************************************
//
void lcd_putstr(I2C_HandleTypeDef *hi2c, const char *str)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
    while (*str != 0)
 80005c6:	e008      	b.n	80005da <lcd_putstr+0x1e>
    {
        lcd_putchar(hi2c, *str++);
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	1c5a      	adds	r2, r3, #1
 80005cc:	603a      	str	r2, [r7, #0]
 80005ce:	781a      	ldrb	r2, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	0011      	movs	r1, r2
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff ffd3 	bl	8000580 <lcd_putchar>
    while (*str != 0)
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d1f2      	bne.n	80005c8 <lcd_putstr+0xc>
    }
}
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	46c0      	nop			; (mov r8, r8)
 80005e6:	46bd      	mov	sp, r7
 80005e8:	b002      	add	sp, #8
 80005ea:	bd80      	pop	{r7, pc}

080005ec <HAL_GPIO_EXTI_Callback>:
//  Look: stm32l0xx_it.c and stm32l0xx_hal_gpio.c files
//  This function is called every time when rotary encoder is rotated
//******************************************************************************
//
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	0002      	movs	r2, r0
 80005f4:	1dbb      	adds	r3, r7, #6
 80005f6:	801a      	strh	r2, [r3, #0]
    if (pin == RE_A_Pin)
 80005f8:	1dbb      	adds	r3, r7, #6
 80005fa:	881a      	ldrh	r2, [r3, #0]
 80005fc:	2380      	movs	r3, #128	; 0x80
 80005fe:	01db      	lsls	r3, r3, #7
 8000600:	429a      	cmp	r2, r3
 8000602:	d11c      	bne.n	800063e <HAL_GPIO_EXTI_Callback+0x52>
    {
        if (HAL_GPIO_ReadPin(RE_B_GPIO_Port, RE_B_Pin) == 1)
 8000604:	2380      	movs	r3, #128	; 0x80
 8000606:	021b      	lsls	r3, r3, #8
 8000608:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <HAL_GPIO_EXTI_Callback+0x5c>)
 800060a:	0019      	movs	r1, r3
 800060c:	0010      	movs	r0, r2
 800060e:	f001 fb8f 	bl	8001d30 <HAL_GPIO_ReadPin>
 8000612:	0003      	movs	r3, r0
 8000614:	2b01      	cmp	r3, #1
 8000616:	d109      	bne.n	800062c <HAL_GPIO_EXTI_Callback+0x40>
            rotary++;
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <HAL_GPIO_EXTI_Callback+0x60>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	b25b      	sxtb	r3, r3
 800061e:	b2db      	uxtb	r3, r3
 8000620:	3301      	adds	r3, #1
 8000622:	b2db      	uxtb	r3, r3
 8000624:	b25a      	sxtb	r2, r3
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <HAL_GPIO_EXTI_Callback+0x60>)
 8000628:	701a      	strb	r2, [r3, #0]
        else
            rotary--;
    }
}
 800062a:	e008      	b.n	800063e <HAL_GPIO_EXTI_Callback+0x52>
            rotary--;
 800062c:	4b07      	ldr	r3, [pc, #28]	; (800064c <HAL_GPIO_EXTI_Callback+0x60>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b25b      	sxtb	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	3b01      	subs	r3, #1
 8000636:	b2db      	uxtb	r3, r3
 8000638:	b25a      	sxtb	r2, r3
 800063a:	4b04      	ldr	r3, [pc, #16]	; (800064c <HAL_GPIO_EXTI_Callback+0x60>)
 800063c:	701a      	strb	r2, [r3, #0]
}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	46bd      	mov	sp, r7
 8000642:	b002      	add	sp, #8
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	50000800 	.word	0x50000800
 800064c:	200004bc 	.word	0x200004bc

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000656:	f000 fdf9 	bl	800124c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065a:	f000 f8a1 	bl	80007a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065e:	f000 fad3 	bl	8000c08 <MX_GPIO_Init>
  MX_ADC_Init();
 8000662:	f000 f917 	bl	8000894 <MX_ADC_Init>
  MX_DAC_Init();
 8000666:	f000 f9a5 	bl	80009b4 <MX_DAC_Init>
  MX_I2C1_Init();
 800066a:	f000 f9d1 	bl	8000a10 <MX_I2C1_Init>
  MX_TIM22_Init();
 800066e:	f000 fa0f 	bl	8000a90 <MX_TIM22_Init>
  MX_USB_PCD_Init();
 8000672:	f000 faa3 	bl	8000bbc <MX_USB_PCD_Init>

  /*
   *    This is an example how to print text to LCD display
   */

  lcd_init(&hi2c1);                                     // initialize LCD display (I2C connected)
 8000676:	4b3b      	ldr	r3, [pc, #236]	; (8000764 <main+0x114>)
 8000678:	0018      	movs	r0, r3
 800067a:	f7ff ff3f 	bl	80004fc <lcd_init>
  lcd_write_cmd(&hi2c1, LCD_CLEAR_DISPLAY);             // clear display
 800067e:	4b39      	ldr	r3, [pc, #228]	; (8000764 <main+0x114>)
 8000680:	2101      	movs	r1, #1
 8000682:	0018      	movs	r0, r3
 8000684:	f7ff ff1a 	bl	80004bc <lcd_write_cmd>
  lcd_write_cmd(&hi2c1, LCD_CURSOR_OFF);                // hide cursor
 8000688:	4b36      	ldr	r3, [pc, #216]	; (8000764 <main+0x114>)
 800068a:	210c      	movs	r1, #12
 800068c:	0018      	movs	r0, r3
 800068e:	f7ff ff15 	bl	80004bc <lcd_write_cmd>
  lcd_goto_rc(&hi2c1, 0, 0);                            // cursor to first row first col
 8000692:	4b34      	ldr	r3, [pc, #208]	; (8000764 <main+0x114>)
 8000694:	2200      	movs	r2, #0
 8000696:	2100      	movs	r1, #0
 8000698:	0018      	movs	r0, r3
 800069a:	f7ff ff49 	bl	8000530 <lcd_goto_rc>
  lcd_putstr(&hi2c1, "SWD Test Project");               // print text
 800069e:	4a32      	ldr	r2, [pc, #200]	; (8000768 <main+0x118>)
 80006a0:	4b30      	ldr	r3, [pc, #192]	; (8000764 <main+0x114>)
 80006a2:	0011      	movs	r1, r2
 80006a4:	0018      	movs	r0, r3
 80006a6:	f7ff ff89 	bl	80005bc <lcd_putstr>
  lcd_goto_rc(&hi2c1, 1, 0);                            // cursor to second row first col
 80006aa:	4b2e      	ldr	r3, [pc, #184]	; (8000764 <main+0x114>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	2101      	movs	r1, #1
 80006b0:	0018      	movs	r0, r3
 80006b2:	f7ff ff3d 	bl	8000530 <lcd_goto_rc>
  lcd_putstr(&hi2c1, "Template");                       // print starting texts
 80006b6:	4a2d      	ldr	r2, [pc, #180]	; (800076c <main+0x11c>)
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <main+0x114>)
 80006ba:	0011      	movs	r1, r2
 80006bc:	0018      	movs	r0, r3
 80006be:	f7ff ff7d 	bl	80005bc <lcd_putstr>

  /*
   *    This is  an example how set colors for all RGB leds
   */

  led_colors[0] = COLOR_RED;
 80006c2:	4b2b      	ldr	r3, [pc, #172]	; (8000770 <main+0x120>)
 80006c4:	22fc      	movs	r2, #252	; 0xfc
 80006c6:	0192      	lsls	r2, r2, #6
 80006c8:	601a      	str	r2, [r3, #0]
  led_colors[1] = COLOR_GREEN;
 80006ca:	4b29      	ldr	r3, [pc, #164]	; (8000770 <main+0x120>)
 80006cc:	22fc      	movs	r2, #252	; 0xfc
 80006ce:	0392      	lsls	r2, r2, #14
 80006d0:	605a      	str	r2, [r3, #4]
  led_colors[2] = COLOR_BLUE;
 80006d2:	4b27      	ldr	r3, [pc, #156]	; (8000770 <main+0x120>)
 80006d4:	223f      	movs	r2, #63	; 0x3f
 80006d6:	609a      	str	r2, [r3, #8]
  led_colors[3] = COLOR_PINK;
 80006d8:	4b25      	ldr	r3, [pc, #148]	; (8000770 <main+0x120>)
 80006da:	4a26      	ldr	r2, [pc, #152]	; (8000774 <main+0x124>)
 80006dc:	60da      	str	r2, [r3, #12]
  led_colors[4] = COLOR_CYAN;
 80006de:	4b24      	ldr	r3, [pc, #144]	; (8000770 <main+0x120>)
 80006e0:	4a25      	ldr	r2, [pc, #148]	; (8000778 <main+0x128>)
 80006e2:	611a      	str	r2, [r3, #16]
  led_colors[5] = COLOR_VIOLET;
 80006e4:	4b22      	ldr	r3, [pc, #136]	; (8000770 <main+0x120>)
 80006e6:	4a25      	ldr	r2, [pc, #148]	; (800077c <main+0x12c>)
 80006e8:	615a      	str	r2, [r3, #20]
  led_colors[6] = COLOR_ORANGE;
 80006ea:	4b21      	ldr	r3, [pc, #132]	; (8000770 <main+0x120>)
 80006ec:	4a24      	ldr	r2, [pc, #144]	; (8000780 <main+0x130>)
 80006ee:	619a      	str	r2, [r3, #24]
  led_colors[7] = COLOR_WHITE;
 80006f0:	4b1f      	ldr	r3, [pc, #124]	; (8000770 <main+0x120>)
 80006f2:	4a24      	ldr	r2, [pc, #144]	; (8000784 <main+0x134>)
 80006f4:	61da      	str	r2, [r3, #28]
  led_colors[8] = COLOR_YELLOW;
 80006f6:	4b1e      	ldr	r3, [pc, #120]	; (8000770 <main+0x120>)
 80006f8:	4a23      	ldr	r2, [pc, #140]	; (8000788 <main+0x138>)
 80006fa:	621a      	str	r2, [r3, #32]
  led_colors[9] = 0x030F1F;
 80006fc:	4b1c      	ldr	r3, [pc, #112]	; (8000770 <main+0x120>)
 80006fe:	4a23      	ldr	r2, [pc, #140]	; (800078c <main+0x13c>)
 8000700:	625a      	str	r2, [r3, #36]	; 0x24
  led_colors[10] = 0x130F10;
 8000702:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <main+0x120>)
 8000704:	4a22      	ldr	r2, [pc, #136]	; (8000790 <main+0x140>)
 8000706:	629a      	str	r2, [r3, #40]	; 0x28
  led_colors[11] = 0x131F07;
 8000708:	4b19      	ldr	r3, [pc, #100]	; (8000770 <main+0x120>)
 800070a:	4a22      	ldr	r2, [pc, #136]	; (8000794 <main+0x144>)
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c

  ws2812b_display_all_led_colors(led_colors);
 800070e:	4b18      	ldr	r3, [pc, #96]	; (8000770 <main+0x120>)
 8000710:	0018      	movs	r0, r3
 8000712:	f000 fd4f 	bl	80011b4 <ws2812b_display_all_led_colors>

  /*
   *    This is  an example how to use IO expander chip
   */

  pca9536_configure_port(&hi2c1, 0xC0);         // configure port 4 lower bits i i o o
 8000716:	4b13      	ldr	r3, [pc, #76]	; (8000764 <main+0x114>)
 8000718:	21c0      	movs	r1, #192	; 0xc0
 800071a:	0018      	movs	r0, r3
 800071c:	f000 fb3a 	bl	8000d94 <pca9536_configure_port>
                                                // (i = input, o = output)
                                                // P3 = EXT_IO2, P2 = EXT_IO1, P1 = LCD_BL, P0 = PWM_OE
  pca9536_write_port_outputs(&hi2c1, 0x02);     // set P1 = 1 (LCD backlight ON), P0 = 0 (PWM ON)
 8000720:	4b10      	ldr	r3, [pc, #64]	; (8000764 <main+0x114>)
 8000722:	2102      	movs	r1, #2
 8000724:	0018      	movs	r0, r3
 8000726:	f000 fb55 	bl	8000dd4 <pca9536_write_port_outputs>


  HAL_Delay(1000);                              // short delay
 800072a:	23fa      	movs	r3, #250	; 0xfa
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	0018      	movs	r0, r3
 8000730:	f000 fdfc 	bl	800132c <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


    lcd_write_cmd(&hi2c1, LCD_CLEAR_DISPLAY);       // clear LCD display
 8000734:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <main+0x114>)
 8000736:	2101      	movs	r1, #1
 8000738:	0018      	movs	r0, r3
 800073a:	f7ff febf 	bl	80004bc <lcd_write_cmd>
    sprintf(buff, "Rotary = %d", rotary);           // print value of rotary...
 800073e:	4b16      	ldr	r3, [pc, #88]	; (8000798 <main+0x148>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	b25b      	sxtb	r3, r3
 8000744:	001a      	movs	r2, r3
 8000746:	4915      	ldr	r1, [pc, #84]	; (800079c <main+0x14c>)
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	0018      	movs	r0, r3
 800074c:	f003 fcba 	bl	80040c4 <siprintf>
    lcd_putstr(&hi2c1, buff);                       // to LCD display
 8000750:	1d3a      	adds	r2, r7, #4
 8000752:	4b04      	ldr	r3, [pc, #16]	; (8000764 <main+0x114>)
 8000754:	0011      	movs	r1, r2
 8000756:	0018      	movs	r0, r3
 8000758:	f7ff ff30 	bl	80005bc <lcd_putstr>
    HAL_Delay(100);
 800075c:	2064      	movs	r0, #100	; 0x64
 800075e:	f000 fde5 	bl	800132c <HAL_Delay>
    lcd_write_cmd(&hi2c1, LCD_CLEAR_DISPLAY);       // clear LCD display
 8000762:	e7e7      	b.n	8000734 <main+0xe4>
 8000764:	2000010c 	.word	0x2000010c
 8000768:	080049b0 	.word	0x080049b0
 800076c:	080049c4 	.word	0x080049c4
 8000770:	2000048c 	.word	0x2000048c
 8000774:	00101f07 	.word	0x00101f07
 8000778:	00270017 	.word	0x00270017
 800077c:	00001f1f 	.word	0x00001f1f
 8000780:	000f1f00 	.word	0x000f1f00
 8000784:	000f0f0f 	.word	0x000f0f0f
 8000788:	001f1f00 	.word	0x001f1f00
 800078c:	00030f1f 	.word	0x00030f1f
 8000790:	00130f10 	.word	0x00130f10
 8000794:	00131f07 	.word	0x00131f07
 8000798:	200004bc 	.word	0x200004bc
 800079c:	080049d0 	.word	0x080049d0

080007a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b09d      	sub	sp, #116	; 0x74
 80007a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007a6:	2438      	movs	r4, #56	; 0x38
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	0018      	movs	r0, r3
 80007ac:	2338      	movs	r3, #56	; 0x38
 80007ae:	001a      	movs	r2, r3
 80007b0:	2100      	movs	r1, #0
 80007b2:	f003 fc7f 	bl	80040b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b6:	2324      	movs	r3, #36	; 0x24
 80007b8:	18fb      	adds	r3, r7, r3
 80007ba:	0018      	movs	r0, r3
 80007bc:	2314      	movs	r3, #20
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f003 fc77 	bl	80040b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	0018      	movs	r0, r3
 80007ca:	2320      	movs	r3, #32
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f003 fc70 	bl	80040b4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d4:	4b2d      	ldr	r3, [pc, #180]	; (800088c <SystemClock_Config+0xec>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a2d      	ldr	r2, [pc, #180]	; (8000890 <SystemClock_Config+0xf0>)
 80007da:	401a      	ands	r2, r3
 80007dc:	4b2b      	ldr	r3, [pc, #172]	; (800088c <SystemClock_Config+0xec>)
 80007de:	2180      	movs	r1, #128	; 0x80
 80007e0:	0109      	lsls	r1, r1, #4
 80007e2:	430a      	orrs	r2, r1
 80007e4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80007e6:	0021      	movs	r1, r4
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2222      	movs	r2, #34	; 0x22
 80007ec:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2201      	movs	r2, #1
 80007f2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2210      	movs	r2, #16
 80007f8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2201      	movs	r2, #1
 80007fe:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2202      	movs	r2, #2
 8000804:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2200      	movs	r2, #0
 800080a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	02d2      	lsls	r2, r2, #11
 8000812:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2280      	movs	r2, #128	; 0x80
 8000818:	03d2      	lsls	r2, r2, #15
 800081a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800081c:	187b      	adds	r3, r7, r1
 800081e:	0018      	movs	r0, r3
 8000820:	f001 ffd8 	bl	80027d4 <HAL_RCC_OscConfig>
 8000824:	1e03      	subs	r3, r0, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000828:	f000 faae 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082c:	2124      	movs	r1, #36	; 0x24
 800082e:	187b      	adds	r3, r7, r1
 8000830:	220f      	movs	r2, #15
 8000832:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000834:	187b      	adds	r3, r7, r1
 8000836:	2203      	movs	r2, #3
 8000838:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2101      	movs	r1, #1
 8000850:	0018      	movs	r0, r3
 8000852:	f002 fb83 	bl	8002f5c <HAL_RCC_ClockConfig>
 8000856:	1e03      	subs	r3, r0, #0
 8000858:	d001      	beq.n	800085e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800085a:	f000 fa95 	bl	8000d88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_USB;
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	2248      	movs	r2, #72	; 0x48
 8000862:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	2200      	movs	r2, #0
 8000868:	615a      	str	r2, [r3, #20]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	2280      	movs	r2, #128	; 0x80
 800086e:	04d2      	lsls	r2, r2, #19
 8000870:	61da      	str	r2, [r3, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	0018      	movs	r0, r3
 8000876:	f002 fd5f 	bl	8003338 <HAL_RCCEx_PeriphCLKConfig>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800087e:	f000 fa83 	bl	8000d88 <Error_Handler>
  }
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b01d      	add	sp, #116	; 0x74
 8000888:	bd90      	pop	{r4, r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40007000 	.word	0x40007000
 8000890:	ffffe7ff 	.word	0xffffe7ff

08000894 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800089a:	003b      	movs	r3, r7
 800089c:	0018      	movs	r0, r3
 800089e:	2308      	movs	r3, #8
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f003 fc06 	bl	80040b4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80008a8:	4b3d      	ldr	r3, [pc, #244]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008aa:	4a3e      	ldr	r2, [pc, #248]	; (80009a4 <MX_ADC_Init+0x110>)
 80008ac:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80008ae:	4b3c      	ldr	r3, [pc, #240]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 80008b4:	4b3a      	ldr	r3, [pc, #232]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008b6:	2290      	movs	r2, #144	; 0x90
 80008b8:	0392      	lsls	r2, r2, #14
 80008ba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80008bc:	4b38      	ldr	r3, [pc, #224]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80008c2:	4b37      	ldr	r3, [pc, #220]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008c4:	2207      	movs	r2, #7
 80008c6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80008c8:	4b35      	ldr	r3, [pc, #212]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ce:	4b34      	ldr	r3, [pc, #208]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80008d4:	4b32      	ldr	r3, [pc, #200]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008d6:	2220      	movs	r2, #32
 80008d8:	2100      	movs	r1, #0
 80008da:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80008dc:	4b30      	ldr	r3, [pc, #192]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008de:	2221      	movs	r2, #33	; 0x21
 80008e0:	2100      	movs	r1, #0
 80008e2:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008e4:	4b2e      	ldr	r3, [pc, #184]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008ea:	4b2d      	ldr	r3, [pc, #180]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008ec:	22c2      	movs	r2, #194	; 0xc2
 80008ee:	32ff      	adds	r2, #255	; 0xff
 80008f0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80008f2:	4b2b      	ldr	r3, [pc, #172]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008f4:	222c      	movs	r2, #44	; 0x2c
 80008f6:	2100      	movs	r1, #0
 80008f8:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008fa:	4b29      	ldr	r3, [pc, #164]	; (80009a0 <MX_ADC_Init+0x10c>)
 80008fc:	2204      	movs	r2, #4
 80008fe:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000900:	4b27      	ldr	r3, [pc, #156]	; (80009a0 <MX_ADC_Init+0x10c>)
 8000902:	2200      	movs	r2, #0
 8000904:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000906:	4b26      	ldr	r3, [pc, #152]	; (80009a0 <MX_ADC_Init+0x10c>)
 8000908:	2200      	movs	r2, #0
 800090a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 800090c:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <MX_ADC_Init+0x10c>)
 800090e:	2201      	movs	r2, #1
 8000910:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000912:	4b23      	ldr	r3, [pc, #140]	; (80009a0 <MX_ADC_Init+0x10c>)
 8000914:	2200      	movs	r2, #0
 8000916:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000918:	4b21      	ldr	r3, [pc, #132]	; (80009a0 <MX_ADC_Init+0x10c>)
 800091a:	0018      	movs	r0, r3
 800091c:	f000 fd2a 	bl	8001374 <HAL_ADC_Init>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000924:	f000 fa30 	bl	8000d88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000928:	003b      	movs	r3, r7
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800092e:	003b      	movs	r3, r7
 8000930:	2280      	movs	r2, #128	; 0x80
 8000932:	0152      	lsls	r2, r2, #5
 8000934:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000936:	003a      	movs	r2, r7
 8000938:	4b19      	ldr	r3, [pc, #100]	; (80009a0 <MX_ADC_Init+0x10c>)
 800093a:	0011      	movs	r1, r2
 800093c:	0018      	movs	r0, r3
 800093e:	f000 fe8d 	bl	800165c <HAL_ADC_ConfigChannel>
 8000942:	1e03      	subs	r3, r0, #0
 8000944:	d001      	beq.n	800094a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000946:	f000 fa1f 	bl	8000d88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800094a:	003b      	movs	r3, r7
 800094c:	4a16      	ldr	r2, [pc, #88]	; (80009a8 <MX_ADC_Init+0x114>)
 800094e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000950:	003a      	movs	r2, r7
 8000952:	4b13      	ldr	r3, [pc, #76]	; (80009a0 <MX_ADC_Init+0x10c>)
 8000954:	0011      	movs	r1, r2
 8000956:	0018      	movs	r0, r3
 8000958:	f000 fe80 	bl	800165c <HAL_ADC_ConfigChannel>
 800095c:	1e03      	subs	r3, r0, #0
 800095e:	d001      	beq.n	8000964 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000960:	f000 fa12 	bl	8000d88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000964:	003b      	movs	r3, r7
 8000966:	4a11      	ldr	r2, [pc, #68]	; (80009ac <MX_ADC_Init+0x118>)
 8000968:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800096a:	003a      	movs	r2, r7
 800096c:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <MX_ADC_Init+0x10c>)
 800096e:	0011      	movs	r1, r2
 8000970:	0018      	movs	r0, r3
 8000972:	f000 fe73 	bl	800165c <HAL_ADC_ConfigChannel>
 8000976:	1e03      	subs	r3, r0, #0
 8000978:	d001      	beq.n	800097e <MX_ADC_Init+0xea>
  {
    Error_Handler();
 800097a:	f000 fa05 	bl	8000d88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800097e:	003b      	movs	r3, r7
 8000980:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <MX_ADC_Init+0x11c>)
 8000982:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000984:	003a      	movs	r2, r7
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <MX_ADC_Init+0x10c>)
 8000988:	0011      	movs	r1, r2
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fe66 	bl	800165c <HAL_ADC_ConfigChannel>
 8000990:	1e03      	subs	r3, r0, #0
 8000992:	d001      	beq.n	8000998 <MX_ADC_Init+0x104>
  {
    Error_Handler();
 8000994:	f000 f9f8 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000998:	46c0      	nop			; (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	b002      	add	sp, #8
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200000a0 	.word	0x200000a0
 80009a4:	40012400 	.word	0x40012400
 80009a8:	04000002 	.word	0x04000002
 80009ac:	08000004 	.word	0x08000004
 80009b0:	0c000008 	.word	0x0c000008

080009b4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009ba:	003b      	movs	r3, r7
 80009bc:	0018      	movs	r0, r3
 80009be:	2308      	movs	r3, #8
 80009c0:	001a      	movs	r2, r3
 80009c2:	2100      	movs	r1, #0
 80009c4:	f003 fb76 	bl	80040b4 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_DAC_Init+0x54>)
 80009ca:	4a10      	ldr	r2, [pc, #64]	; (8000a0c <MX_DAC_Init+0x58>)
 80009cc:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80009ce:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <MX_DAC_Init+0x54>)
 80009d0:	0018      	movs	r0, r3
 80009d2:	f000 ffc7 	bl	8001964 <HAL_DAC_Init>
 80009d6:	1e03      	subs	r3, r0, #0
 80009d8:	d001      	beq.n	80009de <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 80009da:	f000 f9d5 	bl	8000d88 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80009de:	003b      	movs	r3, r7
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80009e4:	003b      	movs	r3, r7
 80009e6:	2200      	movs	r2, #0
 80009e8:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80009ea:	0039      	movs	r1, r7
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <MX_DAC_Init+0x54>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	0018      	movs	r0, r3
 80009f2:	f000 ffdb 	bl	80019ac <HAL_DAC_ConfigChannel>
 80009f6:	1e03      	subs	r3, r0, #0
 80009f8:	d001      	beq.n	80009fe <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 80009fa:	f000 f9c5 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80009fe:	46c0      	nop			; (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b002      	add	sp, #8
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	200000fc 	.word	0x200000fc
 8000a0c:	40007400 	.word	0x40007400

08000a10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a14:	4b1b      	ldr	r3, [pc, #108]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a16:	4a1c      	ldr	r2, [pc, #112]	; (8000a88 <MX_I2C1_Init+0x78>)
 8000a18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000a1a:	4b1a      	ldr	r3, [pc, #104]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a1c:	4a1b      	ldr	r2, [pc, #108]	; (8000a8c <MX_I2C1_Init+0x7c>)
 8000a1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a20:	4b18      	ldr	r3, [pc, #96]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a26:	4b17      	ldr	r3, [pc, #92]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a2c:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a32:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a44:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 f9c5 	bl	8001ddc <HAL_I2C_Init>
 8000a52:	1e03      	subs	r3, r0, #0
 8000a54:	d001      	beq.n	8000a5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a56:	f000 f997 	bl	8000d88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f001 fce6 	bl	8002430 <HAL_I2CEx_ConfigAnalogFilter>
 8000a64:	1e03      	subs	r3, r0, #0
 8000a66:	d001      	beq.n	8000a6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a68:	f000 f98e 	bl	8000d88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a6c:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <MX_I2C1_Init+0x74>)
 8000a6e:	2100      	movs	r1, #0
 8000a70:	0018      	movs	r0, r3
 8000a72:	f001 fd29 	bl	80024c8 <HAL_I2CEx_ConfigDigitalFilter>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a7a:	f000 f985 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	2000010c 	.word	0x2000010c
 8000a88:	40005400 	.word	0x40005400
 8000a8c:	00707cbb 	.word	0x00707cbb

08000a90 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	; 0x28
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a96:	2318      	movs	r3, #24
 8000a98:	18fb      	adds	r3, r7, r3
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	001a      	movs	r2, r3
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	f003 fb07 	bl	80040b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aa6:	2310      	movs	r3, #16
 8000aa8:	18fb      	adds	r3, r7, r3
 8000aaa:	0018      	movs	r0, r3
 8000aac:	2308      	movs	r3, #8
 8000aae:	001a      	movs	r2, r3
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	f003 faff 	bl	80040b4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ab6:	003b      	movs	r3, r7
 8000ab8:	0018      	movs	r0, r3
 8000aba:	2310      	movs	r3, #16
 8000abc:	001a      	movs	r2, r3
 8000abe:	2100      	movs	r1, #0
 8000ac0:	f003 faf8 	bl	80040b4 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000ac4:	4b3a      	ldr	r3, [pc, #232]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000ac6:	4a3b      	ldr	r2, [pc, #236]	; (8000bb4 <MX_TIM22_Init+0x124>)
 8000ac8:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8000aca:	4b39      	ldr	r3, [pc, #228]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad0:	4b37      	ldr	r3, [pc, #220]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 8000ad6:	4b36      	ldr	r3, [pc, #216]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000ad8:	4a37      	ldr	r2, [pc, #220]	; (8000bb8 <MX_TIM22_Init+0x128>)
 8000ada:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000adc:	4b34      	ldr	r3, [pc, #208]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae2:	4b33      	ldr	r3, [pc, #204]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8000ae8:	4b31      	ldr	r3, [pc, #196]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000aea:	0018      	movs	r0, r3
 8000aec:	f002 fd6a 	bl	80035c4 <HAL_TIM_Base_Init>
 8000af0:	1e03      	subs	r3, r0, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM22_Init+0x68>
  {
    Error_Handler();
 8000af4:	f000 f948 	bl	8000d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af8:	2118      	movs	r1, #24
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	2280      	movs	r2, #128	; 0x80
 8000afe:	0152      	lsls	r2, r2, #5
 8000b00:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8000b02:	187a      	adds	r2, r7, r1
 8000b04:	4b2a      	ldr	r3, [pc, #168]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000b06:	0011      	movs	r1, r2
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f002 ff49 	bl	80039a0 <HAL_TIM_ConfigClockSource>
 8000b0e:	1e03      	subs	r3, r0, #0
 8000b10:	d001      	beq.n	8000b16 <MX_TIM22_Init+0x86>
  {
    Error_Handler();
 8000b12:	f000 f939 	bl	8000d88 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim22) != HAL_OK)
 8000b16:	4b26      	ldr	r3, [pc, #152]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f002 fd93 	bl	8003644 <HAL_TIM_OC_Init>
 8000b1e:	1e03      	subs	r3, r0, #0
 8000b20:	d001      	beq.n	8000b26 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 8000b22:	f000 f931 	bl	8000d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8000b26:	4b22      	ldr	r3, [pc, #136]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f002 fdd3 	bl	80036d4 <HAL_TIM_PWM_Init>
 8000b2e:	1e03      	subs	r3, r0, #0
 8000b30:	d001      	beq.n	8000b36 <MX_TIM22_Init+0xa6>
  {
    Error_Handler();
 8000b32:	f000 f929 	bl	8000d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b36:	2110      	movs	r1, #16
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b3e:	187b      	adds	r3, r7, r1
 8000b40:	2200      	movs	r2, #0
 8000b42:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8000b44:	187a      	adds	r2, r7, r1
 8000b46:	4b1a      	ldr	r3, [pc, #104]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000b48:	0011      	movs	r1, r2
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f003 f9ee 	bl	8003f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <MX_TIM22_Init+0xc8>
  {
    Error_Handler();
 8000b54:	f000 f918 	bl	8000d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b58:	003b      	movs	r3, r7
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b5e:	003b      	movs	r3, r7
 8000b60:	2200      	movs	r2, #0
 8000b62:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b64:	003b      	movs	r3, r7
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b6a:	003b      	movs	r3, r7
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b70:	0039      	movs	r1, r7
 8000b72:	4b0f      	ldr	r3, [pc, #60]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	0018      	movs	r0, r3
 8000b78:	f002 fdf4 	bl	8003764 <HAL_TIM_OC_ConfigChannel>
 8000b7c:	1e03      	subs	r3, r0, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_TIM22_Init+0xf4>
  {
    Error_Handler();
 8000b80:	f000 f902 	bl	8000d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b84:	003b      	movs	r3, r7
 8000b86:	2260      	movs	r2, #96	; 0x60
 8000b88:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b8a:	0039      	movs	r1, r7
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000b8e:	2204      	movs	r2, #4
 8000b90:	0018      	movs	r0, r3
 8000b92:	f002 fe3f 	bl	8003814 <HAL_TIM_PWM_ConfigChannel>
 8000b96:	1e03      	subs	r3, r0, #0
 8000b98:	d001      	beq.n	8000b9e <MX_TIM22_Init+0x10e>
  {
    Error_Handler();
 8000b9a:	f000 f8f5 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 8000b9e:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <MX_TIM22_Init+0x120>)
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f000 fa1f 	bl	8000fe4 <HAL_TIM_MspPostInit>

}
 8000ba6:	46c0      	nop			; (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	b00a      	add	sp, #40	; 0x28
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	20000158 	.word	0x20000158
 8000bb4:	40011400 	.word	0x40011400
 8000bb8:	0000ffff 	.word	0x0000ffff

08000bbc <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000bc2:	4a10      	ldr	r2, [pc, #64]	; (8000c04 <MX_USB_PCD_Init+0x48>)
 8000bc4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000bc6:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000bc8:	2208      	movs	r2, #8
 8000bca:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000bce:	2202      	movs	r2, #2
 8000bd0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bd2:	4b0b      	ldr	r3, [pc, #44]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000bd4:	2202      	movs	r2, #2
 8000bd6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000bd8:	4b09      	ldr	r3, [pc, #36]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000bde:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000bea:	4b05      	ldr	r3, [pc, #20]	; (8000c00 <MX_USB_PCD_Init+0x44>)
 8000bec:	0018      	movs	r0, r3
 8000bee:	f001 fcb7 	bl	8002560 <HAL_PCD_Init>
 8000bf2:	1e03      	subs	r3, r0, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8000bf6:	f000 f8c7 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000198 	.word	0x20000198
 8000c04:	40005c00 	.word	0x40005c00

08000c08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c08:	b590      	push	{r4, r7, lr}
 8000c0a:	b089      	sub	sp, #36	; 0x24
 8000c0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0e:	240c      	movs	r4, #12
 8000c10:	193b      	adds	r3, r7, r4
 8000c12:	0018      	movs	r0, r3
 8000c14:	2314      	movs	r3, #20
 8000c16:	001a      	movs	r2, r3
 8000c18:	2100      	movs	r1, #0
 8000c1a:	f003 fa4b 	bl	80040b4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1e:	4b57      	ldr	r3, [pc, #348]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c22:	4b56      	ldr	r3, [pc, #344]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c24:	2104      	movs	r1, #4
 8000c26:	430a      	orrs	r2, r1
 8000c28:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c2a:	4b54      	ldr	r3, [pc, #336]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c2e:	2204      	movs	r2, #4
 8000c30:	4013      	ands	r3, r2
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c36:	4b51      	ldr	r3, [pc, #324]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c3a:	4b50      	ldr	r3, [pc, #320]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c42:	4b4e      	ldr	r3, [pc, #312]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c46:	2201      	movs	r2, #1
 8000c48:	4013      	ands	r3, r2
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4e:	4b4b      	ldr	r3, [pc, #300]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c52:	4b4a      	ldr	r3, [pc, #296]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c54:	2102      	movs	r1, #2
 8000c56:	430a      	orrs	r2, r1
 8000c58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c5a:	4b48      	ldr	r3, [pc, #288]	; (8000d7c <MX_GPIO_Init+0x174>)
 8000c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c5e:	2202      	movs	r2, #2
 8000c60:	4013      	ands	r3, r2
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RGB_DATA_GPIO_Port, RGB_DATA_Pin, GPIO_PIN_RESET);
 8000c66:	2380      	movs	r3, #128	; 0x80
 8000c68:	0059      	lsls	r1, r3, #1
 8000c6a:	23a0      	movs	r3, #160	; 0xa0
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	2200      	movs	r2, #0
 8000c70:	0018      	movs	r0, r3
 8000c72:	f001 f87a 	bl	8001d6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RE_A_Pin */
  GPIO_InitStruct.Pin = RE_A_Pin;
 8000c76:	193b      	adds	r3, r7, r4
 8000c78:	2280      	movs	r2, #128	; 0x80
 8000c7a:	01d2      	lsls	r2, r2, #7
 8000c7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c7e:	193b      	adds	r3, r7, r4
 8000c80:	2284      	movs	r2, #132	; 0x84
 8000c82:	0392      	lsls	r2, r2, #14
 8000c84:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	2201      	movs	r2, #1
 8000c8a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RE_A_GPIO_Port, &GPIO_InitStruct);
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	4a3c      	ldr	r2, [pc, #240]	; (8000d80 <MX_GPIO_Init+0x178>)
 8000c90:	0019      	movs	r1, r3
 8000c92:	0010      	movs	r0, r2
 8000c94:	f000 fed6 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : RE_B_Pin */
  GPIO_InitStruct.Pin = RE_B_Pin;
 8000c98:	0021      	movs	r1, r4
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	2280      	movs	r2, #128	; 0x80
 8000c9e:	0212      	lsls	r2, r2, #8
 8000ca0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca2:	000c      	movs	r4, r1
 8000ca4:	193b      	adds	r3, r7, r4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	2201      	movs	r2, #1
 8000cae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RE_B_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	193b      	adds	r3, r7, r4
 8000cb2:	4a33      	ldr	r2, [pc, #204]	; (8000d80 <MX_GPIO_Init+0x178>)
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	0010      	movs	r0, r2
 8000cb8:	f000 fec4 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000cbc:	193b      	adds	r3, r7, r4
 8000cbe:	22e0      	movs	r2, #224	; 0xe0
 8000cc0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc2:	193b      	adds	r3, r7, r4
 8000cc4:	2202      	movs	r2, #2
 8000cc6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	193b      	adds	r3, r7, r4
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cce:	193b      	adds	r3, r7, r4
 8000cd0:	2203      	movs	r2, #3
 8000cd2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000cd4:	193b      	adds	r3, r7, r4
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	193a      	adds	r2, r7, r4
 8000cdc:	23a0      	movs	r3, #160	; 0xa0
 8000cde:	05db      	lsls	r3, r3, #23
 8000ce0:	0011      	movs	r1, r2
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f000 feae 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : S1_Pin S2_Pin */
  GPIO_InitStruct.Pin = S1_Pin|S2_Pin;
 8000ce8:	193b      	adds	r3, r7, r4
 8000cea:	2203      	movs	r2, #3
 8000cec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf4:	193b      	adds	r3, r7, r4
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfa:	193b      	adds	r3, r7, r4
 8000cfc:	4a21      	ldr	r2, [pc, #132]	; (8000d84 <MX_GPIO_Init+0x17c>)
 8000cfe:	0019      	movs	r1, r3
 8000d00:	0010      	movs	r0, r2
 8000d02:	f000 fe9f 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pin : RGB_DATA_Pin */
  GPIO_InitStruct.Pin = RGB_DATA_Pin;
 8000d06:	0021      	movs	r1, r4
 8000d08:	187b      	adds	r3, r7, r1
 8000d0a:	2280      	movs	r2, #128	; 0x80
 8000d0c:	0052      	lsls	r2, r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d10:	000c      	movs	r4, r1
 8000d12:	193b      	adds	r3, r7, r4
 8000d14:	2201      	movs	r2, #1
 8000d16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	193b      	adds	r3, r7, r4
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	2203      	movs	r2, #3
 8000d22:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RGB_DATA_GPIO_Port, &GPIO_InitStruct);
 8000d24:	193a      	adds	r2, r7, r4
 8000d26:	23a0      	movs	r3, #160	; 0xa0
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f000 fe89 	bl	8001a44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d32:	0021      	movs	r1, r4
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	22c0      	movs	r2, #192	; 0xc0
 8000d38:	00d2      	lsls	r2, r2, #3
 8000d3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	2202      	movs	r2, #2
 8000d40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	187b      	adds	r3, r7, r1
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d4e:	187b      	adds	r3, r7, r1
 8000d50:	2204      	movs	r2, #4
 8000d52:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d54:	187a      	adds	r2, r7, r1
 8000d56:	23a0      	movs	r3, #160	; 0xa0
 8000d58:	05db      	lsls	r3, r3, #23
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f000 fe71 	bl	8001a44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	2007      	movs	r0, #7
 8000d68:	f000 fdca 	bl	8001900 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000d6c:	2007      	movs	r0, #7
 8000d6e:	f000 fddc 	bl	800192a <HAL_NVIC_EnableIRQ>

}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	46bd      	mov	sp, r7
 8000d76:	b009      	add	sp, #36	; 0x24
 8000d78:	bd90      	pop	{r4, r7, pc}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	50000800 	.word	0x50000800
 8000d84:	50000400 	.word	0x50000400

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <Error_Handler+0x8>
	...

08000d94 <pca9536_configure_port>:
//  @param:  dir     ---- xxxx      0 = Output  1 = Input
//  @retval: none
//***************************************************************************************
//
void pca9536_configure_port(I2C_HandleTypeDef *hi2c, uint8_t dir)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af02      	add	r7, sp, #8
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	000a      	movs	r2, r1
 8000d9e:	1cfb      	adds	r3, r7, #3
 8000da0:	701a      	strb	r2, [r3, #0]
    uint8_t buff[2] = {0x03, 0x00};         // 0x03 = command byte Configuration
 8000da2:	210c      	movs	r1, #12
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	2203      	movs	r2, #3
 8000da8:	801a      	strh	r2, [r3, #0]

    buff[1] = dir;
 8000daa:	187b      	adds	r3, r7, r1
 8000dac:	1cfa      	adds	r2, r7, #3
 8000dae:	7812      	ldrb	r2, [r2, #0]
 8000db0:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(hi2c, PCA9536_WR_ADDRESS, buff, sizeof(buff), 0xFFFF);
 8000db2:	187a      	adds	r2, r7, r1
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <pca9536_configure_port+0x3c>)
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	2182      	movs	r1, #130	; 0x82
 8000dbe:	f001 f8a3 	bl	8001f08 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8000dc2:	200a      	movs	r0, #10
 8000dc4:	f000 fab2 	bl	800132c <HAL_Delay>
}
 8000dc8:	46c0      	nop			; (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b004      	add	sp, #16
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	0000ffff 	.word	0x0000ffff

08000dd4 <pca9536_write_port_outputs>:
//  @param:  pins    ---- xxxx specifies values to be written to 4 GPIO of PCA9536
//  @retval: none
//***************************************************************************************
//
void pca9536_write_port_outputs(I2C_HandleTypeDef *hi2c, uint8_t pins)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af02      	add	r7, sp, #8
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	000a      	movs	r2, r1
 8000dde:	1cfb      	adds	r3, r7, #3
 8000de0:	701a      	strb	r2, [r3, #0]
    uint8_t buff[2] = {0x01, 0x00};         // 0x01 = command byte Output Port
 8000de2:	210c      	movs	r1, #12
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	2201      	movs	r2, #1
 8000de8:	801a      	strh	r2, [r3, #0]

    buff[1] = pins;
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	1cfa      	adds	r2, r7, #3
 8000dee:	7812      	ldrb	r2, [r2, #0]
 8000df0:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(hi2c, PCA9536_WR_ADDRESS, buff, sizeof(buff), 0xFFFF);
 8000df2:	187a      	adds	r2, r7, r1
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <pca9536_write_port_outputs+0x3c>)
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	2182      	movs	r1, #130	; 0x82
 8000dfe:	f001 f883 	bl	8001f08 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8000e02:	200a      	movs	r0, #10
 8000e04:	f000 fa92 	bl	800132c <HAL_Delay>
}
 8000e08:	46c0      	nop			; (mov r8, r8)
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b004      	add	sp, #16
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	0000ffff 	.word	0x0000ffff

08000e14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e18:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <HAL_MspInit+0x24>)
 8000e1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_MspInit+0x24>)
 8000e1e:	2101      	movs	r1, #1
 8000e20:	430a      	orrs	r2, r1
 8000e22:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e24:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <HAL_MspInit+0x24>)
 8000e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e28:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <HAL_MspInit+0x24>)
 8000e2a:	2180      	movs	r1, #128	; 0x80
 8000e2c:	0549      	lsls	r1, r1, #21
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40021000 	.word	0x40021000

08000e3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b089      	sub	sp, #36	; 0x24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e44:	240c      	movs	r4, #12
 8000e46:	193b      	adds	r3, r7, r4
 8000e48:	0018      	movs	r0, r3
 8000e4a:	2314      	movs	r3, #20
 8000e4c:	001a      	movs	r2, r3
 8000e4e:	2100      	movs	r1, #0
 8000e50:	f003 f930 	bl	80040b4 <memset>
  if(hadc->Instance==ADC1)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a14      	ldr	r2, [pc, #80]	; (8000eac <HAL_ADC_MspInit+0x70>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d122      	bne.n	8000ea4 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e5e:	4b14      	ldr	r3, [pc, #80]	; (8000eb0 <HAL_ADC_MspInit+0x74>)
 8000e60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e62:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <HAL_ADC_MspInit+0x74>)
 8000e64:	2180      	movs	r1, #128	; 0x80
 8000e66:	0089      	lsls	r1, r1, #2
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6c:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <HAL_ADC_MspInit+0x74>)
 8000e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e70:	4b0f      	ldr	r3, [pc, #60]	; (8000eb0 <HAL_ADC_MspInit+0x74>)
 8000e72:	2101      	movs	r1, #1
 8000e74:	430a      	orrs	r2, r1
 8000e76:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e78:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <HAL_ADC_MspInit+0x74>)
 8000e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	4013      	ands	r3, r2
 8000e80:	60bb      	str	r3, [r7, #8]
 8000e82:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000e84:	193b      	adds	r3, r7, r4
 8000e86:	220f      	movs	r2, #15
 8000e88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e8a:	193b      	adds	r3, r7, r4
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	193b      	adds	r3, r7, r4
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	193a      	adds	r2, r7, r4
 8000e98:	23a0      	movs	r3, #160	; 0xa0
 8000e9a:	05db      	lsls	r3, r3, #23
 8000e9c:	0011      	movs	r1, r2
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 fdd0 	bl	8001a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ea4:	46c0      	nop			; (mov r8, r8)
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	b009      	add	sp, #36	; 0x24
 8000eaa:	bd90      	pop	{r4, r7, pc}
 8000eac:	40012400 	.word	0x40012400
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b089      	sub	sp, #36	; 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	240c      	movs	r4, #12
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	2314      	movs	r3, #20
 8000ec4:	001a      	movs	r2, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f003 f8f4 	bl	80040b4 <memset>
  if(hdac->Instance==DAC)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a14      	ldr	r2, [pc, #80]	; (8000f24 <HAL_DAC_MspInit+0x70>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d122      	bne.n	8000f1c <HAL_DAC_MspInit+0x68>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000ed6:	4b14      	ldr	r3, [pc, #80]	; (8000f28 <HAL_DAC_MspInit+0x74>)
 8000ed8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000eda:	4b13      	ldr	r3, [pc, #76]	; (8000f28 <HAL_DAC_MspInit+0x74>)
 8000edc:	2180      	movs	r1, #128	; 0x80
 8000ede:	0589      	lsls	r1, r1, #22
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee4:	4b10      	ldr	r3, [pc, #64]	; (8000f28 <HAL_DAC_MspInit+0x74>)
 8000ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <HAL_DAC_MspInit+0x74>)
 8000eea:	2101      	movs	r1, #1
 8000eec:	430a      	orrs	r2, r1
 8000eee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <HAL_DAC_MspInit+0x74>)
 8000ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60bb      	str	r3, [r7, #8]
 8000efa:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000efc:	193b      	adds	r3, r7, r4
 8000efe:	2210      	movs	r2, #16
 8000f00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f02:	193b      	adds	r3, r7, r4
 8000f04:	2203      	movs	r2, #3
 8000f06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	193b      	adds	r3, r7, r4
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	193a      	adds	r2, r7, r4
 8000f10:	23a0      	movs	r3, #160	; 0xa0
 8000f12:	05db      	lsls	r3, r3, #23
 8000f14:	0011      	movs	r1, r2
 8000f16:	0018      	movs	r0, r3
 8000f18:	f000 fd94 	bl	8001a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000f1c:	46c0      	nop			; (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b009      	add	sp, #36	; 0x24
 8000f22:	bd90      	pop	{r4, r7, pc}
 8000f24:	40007400 	.word	0x40007400
 8000f28:	40021000 	.word	0x40021000

08000f2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f2c:	b590      	push	{r4, r7, lr}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f34:	240c      	movs	r4, #12
 8000f36:	193b      	adds	r3, r7, r4
 8000f38:	0018      	movs	r0, r3
 8000f3a:	2314      	movs	r3, #20
 8000f3c:	001a      	movs	r2, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	f003 f8b8 	bl	80040b4 <memset>
  if(hi2c->Instance==I2C1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a17      	ldr	r2, [pc, #92]	; (8000fa8 <HAL_I2C_MspInit+0x7c>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d128      	bne.n	8000fa0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	4b17      	ldr	r3, [pc, #92]	; (8000fac <HAL_I2C_MspInit+0x80>)
 8000f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <HAL_I2C_MspInit+0x80>)
 8000f54:	2102      	movs	r1, #2
 8000f56:	430a      	orrs	r2, r1
 8000f58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <HAL_I2C_MspInit+0x80>)
 8000f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5e:	2202      	movs	r2, #2
 8000f60:	4013      	ands	r3, r2
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f66:	0021      	movs	r1, r4
 8000f68:	187b      	adds	r3, r7, r1
 8000f6a:	22c0      	movs	r2, #192	; 0xc0
 8000f6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f6e:	187b      	adds	r3, r7, r1
 8000f70:	2212      	movs	r2, #18
 8000f72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	187b      	adds	r3, r7, r1
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7a:	187b      	adds	r3, r7, r1
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000f80:	187b      	adds	r3, r7, r1
 8000f82:	2201      	movs	r2, #1
 8000f84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	187b      	adds	r3, r7, r1
 8000f88:	4a09      	ldr	r2, [pc, #36]	; (8000fb0 <HAL_I2C_MspInit+0x84>)
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	0010      	movs	r0, r2
 8000f8e:	f000 fd59 	bl	8001a44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f92:	4b06      	ldr	r3, [pc, #24]	; (8000fac <HAL_I2C_MspInit+0x80>)
 8000f94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <HAL_I2C_MspInit+0x80>)
 8000f98:	2180      	movs	r1, #128	; 0x80
 8000f9a:	0389      	lsls	r1, r1, #14
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b009      	add	sp, #36	; 0x24
 8000fa6:	bd90      	pop	{r4, r7, pc}
 8000fa8:	40005400 	.word	0x40005400
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	50000400 	.word	0x50000400

08000fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM22)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a06      	ldr	r2, [pc, #24]	; (8000fdc <HAL_TIM_Base_MspInit+0x28>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d105      	bne.n	8000fd2 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM22_MspInit 0 */

  /* USER CODE END TIM22_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM22_CLK_ENABLE();
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <HAL_TIM_Base_MspInit+0x2c>)
 8000fc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fca:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <HAL_TIM_Base_MspInit+0x2c>)
 8000fcc:	2120      	movs	r1, #32
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b002      	add	sp, #8
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	40011400 	.word	0x40011400
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	240c      	movs	r4, #12
 8000fee:	193b      	adds	r3, r7, r4
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	2314      	movs	r3, #20
 8000ff4:	001a      	movs	r2, r3
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	f003 f85c 	bl	80040b4 <memset>
  if(htim->Instance==TIM22)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a14      	ldr	r2, [pc, #80]	; (8001054 <HAL_TIM_MspPostInit+0x70>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d121      	bne.n	800104a <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM22_MspPostInit 0 */

  /* USER CODE END TIM22_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	4b14      	ldr	r3, [pc, #80]	; (8001058 <HAL_TIM_MspPostInit+0x74>)
 8001008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <HAL_TIM_MspPostInit+0x74>)
 800100c:	2102      	movs	r1, #2
 800100e:	430a      	orrs	r2, r1
 8001010:	62da      	str	r2, [r3, #44]	; 0x2c
 8001012:	4b11      	ldr	r3, [pc, #68]	; (8001058 <HAL_TIM_MspPostInit+0x74>)
 8001014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001016:	2202      	movs	r2, #2
 8001018:	4013      	ands	r3, r2
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
    /**TIM22 GPIO Configuration
    PB4     ------> TIM22_CH1
    PB5     ------> TIM22_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800101e:	0021      	movs	r1, r4
 8001020:	187b      	adds	r3, r7, r1
 8001022:	2230      	movs	r2, #48	; 0x30
 8001024:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001026:	187b      	adds	r3, r7, r1
 8001028:	2202      	movs	r2, #2
 800102a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	187b      	adds	r3, r7, r1
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2200      	movs	r2, #0
 8001036:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8001038:	187b      	adds	r3, r7, r1
 800103a:	2204      	movs	r2, #4
 800103c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103e:	187b      	adds	r3, r7, r1
 8001040:	4a06      	ldr	r2, [pc, #24]	; (800105c <HAL_TIM_MspPostInit+0x78>)
 8001042:	0019      	movs	r1, r3
 8001044:	0010      	movs	r0, r2
 8001046:	f000 fcfd 	bl	8001a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	b009      	add	sp, #36	; 0x24
 8001050:	bd90      	pop	{r4, r7, pc}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	40011400 	.word	0x40011400
 8001058:	40021000 	.word	0x40021000
 800105c:	50000400 	.word	0x50000400

08001060 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a06      	ldr	r2, [pc, #24]	; (8001088 <HAL_PCD_MspInit+0x28>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d106      	bne.n	8001080 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_PCD_MspInit+0x2c>)
 8001074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001076:	4b05      	ldr	r3, [pc, #20]	; (800108c <HAL_PCD_MspInit+0x2c>)
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	0409      	lsls	r1, r1, #16
 800107c:	430a      	orrs	r2, r1
 800107e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001080:	46c0      	nop			; (mov r8, r8)
 8001082:	46bd      	mov	sp, r7
 8001084:	b002      	add	sp, #8
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40005c00 	.word	0x40005c00
 800108c:	40021000 	.word	0x40021000

08001090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001094:	e7fe      	b.n	8001094 <NMI_Handler+0x4>

08001096 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109a:	e7fe      	b.n	800109a <HardFault_Handler+0x4>

0800109c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010a0:	46c0      	nop			; (mov r8, r8)
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b4:	f000 f91e 	bl	80012f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010b8:	46c0      	nop			; (mov r8, r8)
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RE_A_Pin);
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	01db      	lsls	r3, r3, #7
 80010c6:	0018      	movs	r0, r3
 80010c8:	f000 fe6c 	bl	8001da4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80010cc:	46c0      	nop			; (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010dc:	4a14      	ldr	r2, [pc, #80]	; (8001130 <_sbrk+0x5c>)
 80010de:	4b15      	ldr	r3, [pc, #84]	; (8001134 <_sbrk+0x60>)
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <_sbrk+0x64>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d102      	bne.n	80010f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <_sbrk+0x64>)
 80010f2:	4a12      	ldr	r2, [pc, #72]	; (800113c <_sbrk+0x68>)
 80010f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	18d3      	adds	r3, r2, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	429a      	cmp	r2, r3
 8001102:	d207      	bcs.n	8001114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001104:	f002 ffac 	bl	8004060 <__errno>
 8001108:	0003      	movs	r3, r0
 800110a:	220c      	movs	r2, #12
 800110c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800110e:	2301      	movs	r3, #1
 8001110:	425b      	negs	r3, r3
 8001112:	e009      	b.n	8001128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800111a:	4b07      	ldr	r3, [pc, #28]	; (8001138 <_sbrk+0x64>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	18d2      	adds	r2, r2, r3
 8001122:	4b05      	ldr	r3, [pc, #20]	; (8001138 <_sbrk+0x64>)
 8001124:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001126:	68fb      	ldr	r3, [r7, #12]
}
 8001128:	0018      	movs	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	b006      	add	sp, #24
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20002000 	.word	0x20002000
 8001134:	00000400 	.word	0x00000400
 8001138:	200004c0 	.word	0x200004c0
 800113c:	200004d8 	.word	0x200004d8

08001140 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001144:	46c0      	nop			; (mov r8, r8)
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <ws2812b_set_colors>:
//  bit 1 =  |  T1H = 800 ns  |T0L = 450 ns| = 1.25 us   Hi or LO times +/- 150 ns Total bit time +/- 600 ns
//***********************************************************************************************************
//
__attribute__((optimize("-Ofast")))                     // function must optimized for speed
void ws2812b_set_colors(uint32_t grb)
{
 800114c:	b530      	push	{r4, r5, lr}
    uint_fast32_t ns;                                   // variable for delay
    uint_fast32_t mask = 0x00800000;                    // start from the highest bit
 800114e:	2380      	movs	r3, #128	; 0x80
            while(ns--)
                asm("nop");
        }
        else                                            // *** bit 0 ***
        {
            RGB_DATA_GPIO_Port->BSRR = RGB_DATA_Pin;    // 400 ns   should be
 8001150:	21a0      	movs	r1, #160	; 0xa0
 8001152:	2480      	movs	r4, #128	; 0x80
{
 8001154:	2218      	movs	r2, #24
 8001156:	0005      	movs	r5, r0
    uint_fast32_t mask = 0x00800000;                    // start from the highest bit
 8001158:	041b      	lsls	r3, r3, #16
            RGB_DATA_GPIO_Port->BSRR = RGB_DATA_Pin;    // 400 ns   should be
 800115a:	05c9      	lsls	r1, r1, #23
 800115c:	0064      	lsls	r4, r4, #1
 800115e:	e016      	b.n	800118e <ws2812b_set_colors+0x42>
                asm("nop");
 8001160:	46c0      	nop			; (mov r8, r8)
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46c0      	nop			; (mov r8, r8)
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46c0      	nop			; (mov r8, r8)
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	46c0      	nop			; (mov r8, r8)
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	46c0      	nop			; (mov r8, r8)
 8001172:	46c0      	nop			; (mov r8, r8)
 8001174:	46c0      	nop			; (mov r8, r8)
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46c0      	nop			; (mov r8, r8)
            RGB_DATA_GPIO_Port->BRR = RGB_DATA_Pin;     // 450 ns   should be
 800117a:	628c      	str	r4, [r1, #40]	; 0x28
            while(ns--)
                asm("nop");
            RGB_DATA_GPIO_Port->BRR = RGB_DATA_Pin;     // 850 ns   should be
            ns = 12;                                    // 840 ns   measured
            while(ns--)
                asm("nop");
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	46c0      	nop			; (mov r8, r8)
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46c0      	nop			; (mov r8, r8)
    for (uint_fast8_t i=0; i<24; i++)                   // 24 bits
 8001186:	3a01      	subs	r2, #1
        }
        mask >>= 1;                                     // next bit
 8001188:	085b      	lsrs	r3, r3, #1
    for (uint_fast8_t i=0; i<24; i++)                   // 24 bits
 800118a:	2a00      	cmp	r2, #0
 800118c:	d011      	beq.n	80011b2 <ws2812b_set_colors+0x66>
            RGB_DATA_GPIO_Port->BSRR = RGB_DATA_Pin;    // 800 ns   should be
 800118e:	618c      	str	r4, [r1, #24]
        if (grb & mask)                                 // *** bit 1 ***
 8001190:	422b      	tst	r3, r5
 8001192:	d1e5      	bne.n	8001160 <ws2812b_set_colors+0x14>
                asm("nop");
 8001194:	46c0      	nop			; (mov r8, r8)
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	46c0      	nop			; (mov r8, r8)
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46c0      	nop			; (mov r8, r8)
            RGB_DATA_GPIO_Port->BRR = RGB_DATA_Pin;     // 850 ns   should be
 80011a0:	628c      	str	r4, [r1, #40]	; 0x28
                asm("nop");
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	46c0      	nop			; (mov r8, r8)
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46c0      	nop			; (mov r8, r8)
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	e7e4      	b.n	800117c <ws2812b_set_colors+0x30>
    }
}
 80011b2:	bd30      	pop	{r4, r5, pc}

080011b4 <ws2812b_display_all_led_colors>:
//  @param:  pointer to 12 element array for 24 bit led GRB colors
//  @retval: none
//***************************************************************************************
//
void ws2812b_display_all_led_colors(uint32_t* buff)
{
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
    for (uint8_t i=0; i<12; i++)
 80011bc:	230f      	movs	r3, #15
 80011be:	18fb      	adds	r3, r7, r3
 80011c0:	2200      	movs	r2, #0
 80011c2:	701a      	strb	r2, [r3, #0]
 80011c4:	e00e      	b.n	80011e4 <ws2812b_display_all_led_colors+0x30>
        ws2812b_set_colors(buff[i]);
 80011c6:	240f      	movs	r4, #15
 80011c8:	193b      	adds	r3, r7, r4
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	18d3      	adds	r3, r2, r3
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	0018      	movs	r0, r3
 80011d6:	f7ff ffb9 	bl	800114c <ws2812b_set_colors>
    for (uint8_t i=0; i<12; i++)
 80011da:	193b      	adds	r3, r7, r4
 80011dc:	781a      	ldrb	r2, [r3, #0]
 80011de:	193b      	adds	r3, r7, r4
 80011e0:	3201      	adds	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
 80011e4:	230f      	movs	r3, #15
 80011e6:	18fb      	adds	r3, r7, r3
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b0b      	cmp	r3, #11
 80011ec:	d9eb      	bls.n	80011c6 <ws2812b_display_all_led_colors+0x12>
}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b005      	add	sp, #20
 80011f6:	bd90      	pop	{r4, r7, pc}

080011f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80011f8:	480d      	ldr	r0, [pc, #52]	; (8001230 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80011fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011fc:	480d      	ldr	r0, [pc, #52]	; (8001234 <LoopForever+0x6>)
  ldr r1, =_edata
 80011fe:	490e      	ldr	r1, [pc, #56]	; (8001238 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001200:	4a0e      	ldr	r2, [pc, #56]	; (800123c <LoopForever+0xe>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001204:	e002      	b.n	800120c <LoopCopyDataInit>

08001206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120a:	3304      	adds	r3, #4

0800120c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800120c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001210:	d3f9      	bcc.n	8001206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001212:	4a0b      	ldr	r2, [pc, #44]	; (8001240 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001214:	4c0b      	ldr	r4, [pc, #44]	; (8001244 <LoopForever+0x16>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001218:	e001      	b.n	800121e <LoopFillZerobss>

0800121a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800121c:	3204      	adds	r2, #4

0800121e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001220:	d3fb      	bcc.n	800121a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001222:	f7ff ff8d 	bl	8001140 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001226:	f002 ff21 	bl	800406c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800122a:	f7ff fa11 	bl	8000650 <main>

0800122e <LoopForever>:

LoopForever:
    b LoopForever
 800122e:	e7fe      	b.n	800122e <LoopForever>
   ldr   r0, =_estack
 8001230:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001238:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800123c:	08004a38 	.word	0x08004a38
  ldr r2, =_sbss
 8001240:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001244:	200004d8 	.word	0x200004d8

08001248 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001248:	e7fe      	b.n	8001248 <ADC1_COMP_IRQHandler>
	...

0800124c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001252:	1dfb      	adds	r3, r7, #7
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_Init+0x3c>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <HAL_Init+0x3c>)
 800125e:	2140      	movs	r1, #64	; 0x40
 8001260:	430a      	orrs	r2, r1
 8001262:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001264:	2003      	movs	r0, #3
 8001266:	f000 f811 	bl	800128c <HAL_InitTick>
 800126a:	1e03      	subs	r3, r0, #0
 800126c:	d003      	beq.n	8001276 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
 8001274:	e001      	b.n	800127a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001276:	f7ff fdcd 	bl	8000e14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800127a:	1dfb      	adds	r3, r7, #7
 800127c:	781b      	ldrb	r3, [r3, #0]
}
 800127e:	0018      	movs	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	b002      	add	sp, #8
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	40022000 	.word	0x40022000

0800128c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001294:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <HAL_InitTick+0x5c>)
 8001296:	681c      	ldr	r4, [r3, #0]
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <HAL_InitTick+0x60>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	0019      	movs	r1, r3
 800129e:	23fa      	movs	r3, #250	; 0xfa
 80012a0:	0098      	lsls	r0, r3, #2
 80012a2:	f7fe ff3b 	bl	800011c <__udivsi3>
 80012a6:	0003      	movs	r3, r0
 80012a8:	0019      	movs	r1, r3
 80012aa:	0020      	movs	r0, r4
 80012ac:	f7fe ff36 	bl	800011c <__udivsi3>
 80012b0:	0003      	movs	r3, r0
 80012b2:	0018      	movs	r0, r3
 80012b4:	f000 fb49 	bl	800194a <HAL_SYSTICK_Config>
 80012b8:	1e03      	subs	r3, r0, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e00f      	b.n	80012e0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	d80b      	bhi.n	80012de <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	2301      	movs	r3, #1
 80012ca:	425b      	negs	r3, r3
 80012cc:	2200      	movs	r2, #0
 80012ce:	0018      	movs	r0, r3
 80012d0:	f000 fb16 	bl	8001900 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <HAL_InitTick+0x64>)
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012da:	2300      	movs	r3, #0
 80012dc:	e000      	b.n	80012e0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
}
 80012e0:	0018      	movs	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b003      	add	sp, #12
 80012e6:	bd90      	pop	{r4, r7, pc}
 80012e8:	20000014 	.word	0x20000014
 80012ec:	2000001c 	.word	0x2000001c
 80012f0:	20000018 	.word	0x20000018

080012f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <HAL_IncTick+0x1c>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	001a      	movs	r2, r3
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <HAL_IncTick+0x20>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	18d2      	adds	r2, r2, r3
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <HAL_IncTick+0x20>)
 8001306:	601a      	str	r2, [r3, #0]
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	2000001c 	.word	0x2000001c
 8001314:	200004c4 	.word	0x200004c4

08001318 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  return uwTick;
 800131c:	4b02      	ldr	r3, [pc, #8]	; (8001328 <HAL_GetTick+0x10>)
 800131e:	681b      	ldr	r3, [r3, #0]
}
 8001320:	0018      	movs	r0, r3
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	200004c4 	.word	0x200004c4

0800132c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001334:	f7ff fff0 	bl	8001318 <HAL_GetTick>
 8001338:	0003      	movs	r3, r0
 800133a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	3301      	adds	r3, #1
 8001344:	d005      	beq.n	8001352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001346:	4b0a      	ldr	r3, [pc, #40]	; (8001370 <HAL_Delay+0x44>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	001a      	movs	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	189b      	adds	r3, r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	f7ff ffe0 	bl	8001318 <HAL_GetTick>
 8001358:	0002      	movs	r2, r0
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	429a      	cmp	r2, r3
 8001362:	d8f7      	bhi.n	8001354 <HAL_Delay+0x28>
  {
  }
}
 8001364:	46c0      	nop			; (mov r8, r8)
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	46bd      	mov	sp, r7
 800136a:	b004      	add	sp, #16
 800136c:	bd80      	pop	{r7, pc}
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	2000001c 	.word	0x2000001c

08001374 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e159      	b.n	800163a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10a      	bne.n	80013a4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2200      	movs	r2, #0
 8001392:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2250      	movs	r2, #80	; 0x50
 8001398:	2100      	movs	r1, #0
 800139a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	0018      	movs	r0, r3
 80013a0:	f7ff fd4c 	bl	8000e3c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013a8:	2210      	movs	r2, #16
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b10      	cmp	r3, #16
 80013ae:	d005      	beq.n	80013bc <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	2204      	movs	r2, #4
 80013b8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80013ba:	d00b      	beq.n	80013d4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013c0:	2210      	movs	r2, #16
 80013c2:	431a      	orrs	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2250      	movs	r2, #80	; 0x50
 80013cc:	2100      	movs	r1, #0
 80013ce:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e132      	b.n	800163a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013d8:	4a9a      	ldr	r2, [pc, #616]	; (8001644 <HAL_ADC_Init+0x2d0>)
 80013da:	4013      	ands	r3, r2
 80013dc:	2202      	movs	r2, #2
 80013de:	431a      	orrs	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2203      	movs	r2, #3
 80013ec:	4013      	ands	r3, r2
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <HAL_ADC_Init+0x90>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2201      	movs	r2, #1
 80013fa:	4013      	ands	r3, r2
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d101      	bne.n	8001404 <HAL_ADC_Init+0x90>
 8001400:	2301      	movs	r3, #1
 8001402:	e000      	b.n	8001406 <HAL_ADC_Init+0x92>
 8001404:	2300      	movs	r3, #0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d149      	bne.n	800149e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	23c0      	movs	r3, #192	; 0xc0
 8001410:	061b      	lsls	r3, r3, #24
 8001412:	429a      	cmp	r2, r3
 8001414:	d00b      	beq.n	800142e <HAL_ADC_Init+0xba>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685a      	ldr	r2, [r3, #4]
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	05db      	lsls	r3, r3, #23
 800141e:	429a      	cmp	r2, r3
 8001420:	d005      	beq.n	800142e <HAL_ADC_Init+0xba>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	061b      	lsls	r3, r3, #24
 800142a:	429a      	cmp	r2, r3
 800142c:	d111      	bne.n	8001452 <HAL_ADC_Init+0xde>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	691a      	ldr	r2, [r3, #16]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	0092      	lsls	r2, r2, #2
 800143a:	0892      	lsrs	r2, r2, #2
 800143c:	611a      	str	r2, [r3, #16]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	6919      	ldr	r1, [r3, #16]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	430a      	orrs	r2, r1
 800144e:	611a      	str	r2, [r3, #16]
 8001450:	e014      	b.n	800147c <HAL_ADC_Init+0x108>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	691a      	ldr	r2, [r3, #16]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	0092      	lsls	r2, r2, #2
 800145e:	0892      	lsrs	r2, r2, #2
 8001460:	611a      	str	r2, [r3, #16]
 8001462:	4b79      	ldr	r3, [pc, #484]	; (8001648 <HAL_ADC_Init+0x2d4>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	4b78      	ldr	r3, [pc, #480]	; (8001648 <HAL_ADC_Init+0x2d4>)
 8001468:	4978      	ldr	r1, [pc, #480]	; (800164c <HAL_ADC_Init+0x2d8>)
 800146a:	400a      	ands	r2, r1
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	4b76      	ldr	r3, [pc, #472]	; (8001648 <HAL_ADC_Init+0x2d4>)
 8001470:	6819      	ldr	r1, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685a      	ldr	r2, [r3, #4]
 8001476:	4b74      	ldr	r3, [pc, #464]	; (8001648 <HAL_ADC_Init+0x2d4>)
 8001478:	430a      	orrs	r2, r1
 800147a:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2118      	movs	r1, #24
 8001488:	438a      	bics	r2, r1
 800148a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	68d9      	ldr	r1, [r3, #12]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	430a      	orrs	r2, r1
 800149c:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800149e:	4b6a      	ldr	r3, [pc, #424]	; (8001648 <HAL_ADC_Init+0x2d4>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b69      	ldr	r3, [pc, #420]	; (8001648 <HAL_ADC_Init+0x2d4>)
 80014a4:	496a      	ldr	r1, [pc, #424]	; (8001650 <HAL_ADC_Init+0x2dc>)
 80014a6:	400a      	ands	r2, r1
 80014a8:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80014aa:	4b67      	ldr	r3, [pc, #412]	; (8001648 <HAL_ADC_Init+0x2d4>)
 80014ac:	6819      	ldr	r1, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014b2:	065a      	lsls	r2, r3, #25
 80014b4:	4b64      	ldr	r3, [pc, #400]	; (8001648 <HAL_ADC_Init+0x2d4>)
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	055b      	lsls	r3, r3, #21
 80014c4:	4013      	ands	r3, r2
 80014c6:	d108      	bne.n	80014da <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2180      	movs	r1, #128	; 0x80
 80014d4:	0549      	lsls	r1, r1, #21
 80014d6:	430a      	orrs	r2, r1
 80014d8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	495b      	ldr	r1, [pc, #364]	; (8001654 <HAL_ADC_Init+0x2e0>)
 80014e6:	400a      	ands	r2, r1
 80014e8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	68d9      	ldr	r1, [r3, #12]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	691b      	ldr	r3, [r3, #16]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d101      	bne.n	8001500 <HAL_ADC_Init+0x18c>
 80014fc:	2304      	movs	r3, #4
 80014fe:	e000      	b.n	8001502 <HAL_ADC_Init+0x18e>
 8001500:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001502:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2020      	movs	r0, #32
 8001508:	5c1b      	ldrb	r3, [r3, r0]
 800150a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800150c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	202c      	movs	r0, #44	; 0x2c
 8001512:	5c1b      	ldrb	r3, [r3, r0]
 8001514:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001516:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800151c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001524:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800152c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	430a      	orrs	r2, r1
 8001534:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800153a:	23c2      	movs	r3, #194	; 0xc2
 800153c:	33ff      	adds	r3, #255	; 0xff
 800153e:	429a      	cmp	r2, r3
 8001540:	d00b      	beq.n	800155a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	68d9      	ldr	r1, [r3, #12]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001550:	431a      	orrs	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	430a      	orrs	r2, r1
 8001558:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2221      	movs	r2, #33	; 0x21
 800155e:	5c9b      	ldrb	r3, [r3, r2]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d11a      	bne.n	800159a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2220      	movs	r2, #32
 8001568:	5c9b      	ldrb	r3, [r3, r2]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d109      	bne.n	8001582 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	68da      	ldr	r2, [r3, #12]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2180      	movs	r1, #128	; 0x80
 800157a:	0249      	lsls	r1, r1, #9
 800157c:	430a      	orrs	r2, r1
 800157e:	60da      	str	r2, [r3, #12]
 8001580:	e00b      	b.n	800159a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001586:	2220      	movs	r2, #32
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001592:	2201      	movs	r2, #1
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d11f      	bne.n	80015e2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	691a      	ldr	r2, [r3, #16]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	492a      	ldr	r1, [pc, #168]	; (8001658 <HAL_ADC_Init+0x2e4>)
 80015ae:	400a      	ands	r2, r1
 80015b0:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6919      	ldr	r1, [r3, #16]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80015c0:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 80015c6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	691a      	ldr	r2, [r3, #16]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2101      	movs	r1, #1
 80015dc:	430a      	orrs	r2, r1
 80015de:	611a      	str	r2, [r3, #16]
 80015e0:	e00e      	b.n	8001600 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	2201      	movs	r2, #1
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d107      	bne.n	8001600 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	691a      	ldr	r2, [r3, #16]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2101      	movs	r1, #1
 80015fc:	438a      	bics	r2, r1
 80015fe:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	695a      	ldr	r2, [r3, #20]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2107      	movs	r1, #7
 800160c:	438a      	bics	r2, r1
 800160e:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6959      	ldr	r1, [r3, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	430a      	orrs	r2, r1
 8001620:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800162c:	2203      	movs	r2, #3
 800162e:	4393      	bics	r3, r2
 8001630:	2201      	movs	r2, #1
 8001632:	431a      	orrs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	fffffefd 	.word	0xfffffefd
 8001648:	40012708 	.word	0x40012708
 800164c:	ffc3ffff 	.word	0xffc3ffff
 8001650:	fdffffff 	.word	0xfdffffff
 8001654:	fffe0219 	.word	0xfffe0219
 8001658:	fffffc03 	.word	0xfffffc03

0800165c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2250      	movs	r2, #80	; 0x50
 800166a:	5c9b      	ldrb	r3, [r3, r2]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d101      	bne.n	8001674 <HAL_ADC_ConfigChannel+0x18>
 8001670:	2302      	movs	r3, #2
 8001672:	e06c      	b.n	800174e <HAL_ADC_ConfigChannel+0xf2>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2250      	movs	r2, #80	; 0x50
 8001678:	2101      	movs	r1, #1
 800167a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	2204      	movs	r2, #4
 8001684:	4013      	ands	r3, r2
 8001686:	d00b      	beq.n	80016a0 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800168c:	2220      	movs	r2, #32
 800168e:	431a      	orrs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2250      	movs	r2, #80	; 0x50
 8001698:	2100      	movs	r1, #0
 800169a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e056      	b.n	800174e <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	4a2c      	ldr	r2, [pc, #176]	; (8001758 <HAL_ADC_ConfigChannel+0xfc>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d028      	beq.n	80016fc <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	035b      	lsls	r3, r3, #13
 80016b6:	0b5a      	lsrs	r2, r3, #13
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	430a      	orrs	r2, r1
 80016be:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	02db      	lsls	r3, r3, #11
 80016c8:	4013      	ands	r3, r2
 80016ca:	d009      	beq.n	80016e0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80016cc:	4b23      	ldr	r3, [pc, #140]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 80016d2:	2180      	movs	r1, #128	; 0x80
 80016d4:	0409      	lsls	r1, r1, #16
 80016d6:	430a      	orrs	r2, r1
 80016d8:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80016da:	200a      	movs	r0, #10
 80016dc:	f000 f844 	bl	8001768 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	029b      	lsls	r3, r3, #10
 80016e8:	4013      	ands	r3, r2
 80016ea:	d02b      	beq.n	8001744 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b1a      	ldr	r3, [pc, #104]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 80016f2:	2180      	movs	r1, #128	; 0x80
 80016f4:	03c9      	lsls	r1, r1, #15
 80016f6:	430a      	orrs	r2, r1
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	e023      	b.n	8001744 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	035b      	lsls	r3, r3, #13
 8001708:	0b5b      	lsrs	r3, r3, #13
 800170a:	43d9      	mvns	r1, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	400a      	ands	r2, r1
 8001712:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	2380      	movs	r3, #128	; 0x80
 800171a:	02db      	lsls	r3, r3, #11
 800171c:	4013      	ands	r3, r2
 800171e:	d005      	beq.n	800172c <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001720:	4b0e      	ldr	r3, [pc, #56]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b0d      	ldr	r3, [pc, #52]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 8001726:	490e      	ldr	r1, [pc, #56]	; (8001760 <HAL_ADC_ConfigChannel+0x104>)
 8001728:	400a      	ands	r2, r1
 800172a:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	2380      	movs	r3, #128	; 0x80
 8001732:	029b      	lsls	r3, r3, #10
 8001734:	4013      	ands	r3, r2
 8001736:	d005      	beq.n	8001744 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001738:	4b08      	ldr	r3, [pc, #32]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <HAL_ADC_ConfigChannel+0x100>)
 800173e:	4909      	ldr	r1, [pc, #36]	; (8001764 <HAL_ADC_ConfigChannel+0x108>)
 8001740:	400a      	ands	r2, r1
 8001742:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2250      	movs	r2, #80	; 0x50
 8001748:	2100      	movs	r1, #0
 800174a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b002      	add	sp, #8
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	00001001 	.word	0x00001001
 800175c:	40012708 	.word	0x40012708
 8001760:	ff7fffff 	.word	0xff7fffff
 8001764:	ffbfffff 	.word	0xffbfffff

08001768 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <ADC_DelayMicroSecond+0x38>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	490b      	ldr	r1, [pc, #44]	; (80017a4 <ADC_DelayMicroSecond+0x3c>)
 8001776:	0018      	movs	r0, r3
 8001778:	f7fe fcd0 	bl	800011c <__udivsi3>
 800177c:	0003      	movs	r3, r0
 800177e:	001a      	movs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4353      	muls	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8001786:	e002      	b.n	800178e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3b01      	subs	r3, #1
 800178c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1f9      	bne.n	8001788 <ADC_DelayMicroSecond+0x20>
  } 
}
 8001794:	46c0      	nop			; (mov r8, r8)
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46bd      	mov	sp, r7
 800179a:	b004      	add	sp, #16
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	20000014 	.word	0x20000014
 80017a4:	000f4240 	.word	0x000f4240

080017a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	0002      	movs	r2, r0
 80017b0:	1dfb      	adds	r3, r7, #7
 80017b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017b4:	1dfb      	adds	r3, r7, #7
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b7f      	cmp	r3, #127	; 0x7f
 80017ba:	d809      	bhi.n	80017d0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017bc:	1dfb      	adds	r3, r7, #7
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	001a      	movs	r2, r3
 80017c2:	231f      	movs	r3, #31
 80017c4:	401a      	ands	r2, r3
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <__NVIC_EnableIRQ+0x30>)
 80017c8:	2101      	movs	r1, #1
 80017ca:	4091      	lsls	r1, r2
 80017cc:	000a      	movs	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]
  }
}
 80017d0:	46c0      	nop			; (mov r8, r8)
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b002      	add	sp, #8
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	e000e100 	.word	0xe000e100

080017dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	0002      	movs	r2, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	1dfb      	adds	r3, r7, #7
 80017e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b7f      	cmp	r3, #127	; 0x7f
 80017f0:	d828      	bhi.n	8001844 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017f2:	4a2f      	ldr	r2, [pc, #188]	; (80018b0 <__NVIC_SetPriority+0xd4>)
 80017f4:	1dfb      	adds	r3, r7, #7
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	089b      	lsrs	r3, r3, #2
 80017fc:	33c0      	adds	r3, #192	; 0xc0
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	589b      	ldr	r3, [r3, r2]
 8001802:	1dfa      	adds	r2, r7, #7
 8001804:	7812      	ldrb	r2, [r2, #0]
 8001806:	0011      	movs	r1, r2
 8001808:	2203      	movs	r2, #3
 800180a:	400a      	ands	r2, r1
 800180c:	00d2      	lsls	r2, r2, #3
 800180e:	21ff      	movs	r1, #255	; 0xff
 8001810:	4091      	lsls	r1, r2
 8001812:	000a      	movs	r2, r1
 8001814:	43d2      	mvns	r2, r2
 8001816:	401a      	ands	r2, r3
 8001818:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	019b      	lsls	r3, r3, #6
 800181e:	22ff      	movs	r2, #255	; 0xff
 8001820:	401a      	ands	r2, r3
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	0018      	movs	r0, r3
 8001828:	2303      	movs	r3, #3
 800182a:	4003      	ands	r3, r0
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001830:	481f      	ldr	r0, [pc, #124]	; (80018b0 <__NVIC_SetPriority+0xd4>)
 8001832:	1dfb      	adds	r3, r7, #7
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	b25b      	sxtb	r3, r3
 8001838:	089b      	lsrs	r3, r3, #2
 800183a:	430a      	orrs	r2, r1
 800183c:	33c0      	adds	r3, #192	; 0xc0
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001842:	e031      	b.n	80018a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001844:	4a1b      	ldr	r2, [pc, #108]	; (80018b4 <__NVIC_SetPriority+0xd8>)
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	0019      	movs	r1, r3
 800184c:	230f      	movs	r3, #15
 800184e:	400b      	ands	r3, r1
 8001850:	3b08      	subs	r3, #8
 8001852:	089b      	lsrs	r3, r3, #2
 8001854:	3306      	adds	r3, #6
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	18d3      	adds	r3, r2, r3
 800185a:	3304      	adds	r3, #4
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	1dfa      	adds	r2, r7, #7
 8001860:	7812      	ldrb	r2, [r2, #0]
 8001862:	0011      	movs	r1, r2
 8001864:	2203      	movs	r2, #3
 8001866:	400a      	ands	r2, r1
 8001868:	00d2      	lsls	r2, r2, #3
 800186a:	21ff      	movs	r1, #255	; 0xff
 800186c:	4091      	lsls	r1, r2
 800186e:	000a      	movs	r2, r1
 8001870:	43d2      	mvns	r2, r2
 8001872:	401a      	ands	r2, r3
 8001874:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	019b      	lsls	r3, r3, #6
 800187a:	22ff      	movs	r2, #255	; 0xff
 800187c:	401a      	ands	r2, r3
 800187e:	1dfb      	adds	r3, r7, #7
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	0018      	movs	r0, r3
 8001884:	2303      	movs	r3, #3
 8001886:	4003      	ands	r3, r0
 8001888:	00db      	lsls	r3, r3, #3
 800188a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800188c:	4809      	ldr	r0, [pc, #36]	; (80018b4 <__NVIC_SetPriority+0xd8>)
 800188e:	1dfb      	adds	r3, r7, #7
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	001c      	movs	r4, r3
 8001894:	230f      	movs	r3, #15
 8001896:	4023      	ands	r3, r4
 8001898:	3b08      	subs	r3, #8
 800189a:	089b      	lsrs	r3, r3, #2
 800189c:	430a      	orrs	r2, r1
 800189e:	3306      	adds	r3, #6
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	18c3      	adds	r3, r0, r3
 80018a4:	3304      	adds	r3, #4
 80018a6:	601a      	str	r2, [r3, #0]
}
 80018a8:	46c0      	nop			; (mov r8, r8)
 80018aa:	46bd      	mov	sp, r7
 80018ac:	b003      	add	sp, #12
 80018ae:	bd90      	pop	{r4, r7, pc}
 80018b0:	e000e100 	.word	0xe000e100
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	1e5a      	subs	r2, r3, #1
 80018c4:	2380      	movs	r3, #128	; 0x80
 80018c6:	045b      	lsls	r3, r3, #17
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d301      	bcc.n	80018d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018cc:	2301      	movs	r3, #1
 80018ce:	e010      	b.n	80018f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d0:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <SysTick_Config+0x44>)
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	3a01      	subs	r2, #1
 80018d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d8:	2301      	movs	r3, #1
 80018da:	425b      	negs	r3, r3
 80018dc:	2103      	movs	r1, #3
 80018de:	0018      	movs	r0, r3
 80018e0:	f7ff ff7c 	bl	80017dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <SysTick_Config+0x44>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <SysTick_Config+0x44>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b002      	add	sp, #8
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	60b9      	str	r1, [r7, #8]
 8001908:	607a      	str	r2, [r7, #4]
 800190a:	210f      	movs	r1, #15
 800190c:	187b      	adds	r3, r7, r1
 800190e:	1c02      	adds	r2, r0, #0
 8001910:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	187b      	adds	r3, r7, r1
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	b25b      	sxtb	r3, r3
 800191a:	0011      	movs	r1, r2
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff ff5d 	bl	80017dc <__NVIC_SetPriority>
}
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	b004      	add	sp, #16
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	0002      	movs	r2, r0
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b25b      	sxtb	r3, r3
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff ff33 	bl	80017a8 <__NVIC_EnableIRQ>
}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b002      	add	sp, #8
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	0018      	movs	r0, r3
 8001956:	f7ff ffaf 	bl	80018b8 <SysTick_Config>
 800195a:	0003      	movs	r3, r0
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e015      	b.n	80019a2 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	791b      	ldrb	r3, [r3, #4]
 800197a:	b2db      	uxtb	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d106      	bne.n	800198e <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	0018      	movs	r0, r3
 800198a:	f7ff fa93 	bl	8000eb4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2202      	movs	r2, #2
 8001992:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	0018      	movs	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	b002      	add	sp, #8
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	795b      	ldrb	r3, [r3, #5]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d101      	bne.n	80019cc <HAL_DAC_ConfigChannel+0x20>
 80019c8:	2302      	movs	r3, #2
 80019ca:	e035      	b.n	8001a38 <HAL_DAC_ConfigChannel+0x8c>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2201      	movs	r2, #1
 80019d0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2202      	movs	r2, #2
 80019d6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80019e0:	4a17      	ldr	r2, [pc, #92]	; (8001a40 <HAL_DAC_ConfigChannel+0x94>)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	409a      	lsls	r2, r3
 80019e6:	0013      	movs	r3, r2
 80019e8:	43da      	mvns	r2, r3
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	4013      	ands	r3, r2
 80019ee:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	409a      	lsls	r2, r3
 8001a02:	0013      	movs	r3, r2
 8001a04:	697a      	ldr	r2, [r7, #20]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	21c0      	movs	r1, #192	; 0xc0
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4099      	lsls	r1, r3
 8001a1e:	000b      	movs	r3, r1
 8001a20:	43d9      	mvns	r1, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	400a      	ands	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b006      	add	sp, #24
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	00000ffe 	.word	0x00000ffe

08001a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a5a:	e14f      	b.n	8001cfc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2101      	movs	r1, #1
 8001a62:	697a      	ldr	r2, [r7, #20]
 8001a64:	4091      	lsls	r1, r2
 8001a66:	000a      	movs	r2, r1
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d100      	bne.n	8001a74 <HAL_GPIO_Init+0x30>
 8001a72:	e140      	b.n	8001cf6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2203      	movs	r2, #3
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d005      	beq.n	8001a8c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	2203      	movs	r2, #3
 8001a86:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d130      	bne.n	8001aee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	2203      	movs	r2, #3
 8001a98:	409a      	lsls	r2, r3
 8001a9a:	0013      	movs	r3, r2
 8001a9c:	43da      	mvns	r2, r3
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68da      	ldr	r2, [r3, #12]
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	409a      	lsls	r2, r3
 8001aae:	0013      	movs	r3, r2
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	409a      	lsls	r2, r3
 8001ac8:	0013      	movs	r3, r2
 8001aca:	43da      	mvns	r2, r3
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	4013      	ands	r3, r2
 8001ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	091b      	lsrs	r3, r3, #4
 8001ad8:	2201      	movs	r2, #1
 8001ada:	401a      	ands	r2, r3
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	0013      	movs	r3, r2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2203      	movs	r2, #3
 8001af4:	4013      	ands	r3, r2
 8001af6:	2b03      	cmp	r3, #3
 8001af8:	d017      	beq.n	8001b2a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	2203      	movs	r2, #3
 8001b06:	409a      	lsls	r2, r3
 8001b08:	0013      	movs	r3, r2
 8001b0a:	43da      	mvns	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	689a      	ldr	r2, [r3, #8]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	409a      	lsls	r2, r3
 8001b1c:	0013      	movs	r3, r2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2203      	movs	r2, #3
 8001b30:	4013      	ands	r3, r2
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d123      	bne.n	8001b7e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	08da      	lsrs	r2, r3, #3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3208      	adds	r2, #8
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	58d3      	ldr	r3, [r2, r3]
 8001b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	2207      	movs	r2, #7
 8001b48:	4013      	ands	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	220f      	movs	r2, #15
 8001b4e:	409a      	lsls	r2, r3
 8001b50:	0013      	movs	r3, r2
 8001b52:	43da      	mvns	r2, r3
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	691a      	ldr	r2, [r3, #16]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	2107      	movs	r1, #7
 8001b62:	400b      	ands	r3, r1
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	409a      	lsls	r2, r3
 8001b68:	0013      	movs	r3, r2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	08da      	lsrs	r2, r3, #3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3208      	adds	r2, #8
 8001b78:	0092      	lsls	r2, r2, #2
 8001b7a:	6939      	ldr	r1, [r7, #16]
 8001b7c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	2203      	movs	r2, #3
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	43da      	mvns	r2, r3
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	401a      	ands	r2, r3
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	0013      	movs	r3, r2
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685a      	ldr	r2, [r3, #4]
 8001bb6:	23c0      	movs	r3, #192	; 0xc0
 8001bb8:	029b      	lsls	r3, r3, #10
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d100      	bne.n	8001bc0 <HAL_GPIO_Init+0x17c>
 8001bbe:	e09a      	b.n	8001cf6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc0:	4b54      	ldr	r3, [pc, #336]	; (8001d14 <HAL_GPIO_Init+0x2d0>)
 8001bc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bc4:	4b53      	ldr	r3, [pc, #332]	; (8001d14 <HAL_GPIO_Init+0x2d0>)
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bcc:	4a52      	ldr	r2, [pc, #328]	; (8001d18 <HAL_GPIO_Init+0x2d4>)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	089b      	lsrs	r3, r3, #2
 8001bd2:	3302      	adds	r3, #2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	589b      	ldr	r3, [r3, r2]
 8001bd8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	2203      	movs	r2, #3
 8001bde:	4013      	ands	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	220f      	movs	r2, #15
 8001be4:	409a      	lsls	r2, r3
 8001be6:	0013      	movs	r3, r2
 8001be8:	43da      	mvns	r2, r3
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	23a0      	movs	r3, #160	; 0xa0
 8001bf4:	05db      	lsls	r3, r3, #23
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d019      	beq.n	8001c2e <HAL_GPIO_Init+0x1ea>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a47      	ldr	r2, [pc, #284]	; (8001d1c <HAL_GPIO_Init+0x2d8>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d013      	beq.n	8001c2a <HAL_GPIO_Init+0x1e6>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a46      	ldr	r2, [pc, #280]	; (8001d20 <HAL_GPIO_Init+0x2dc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d00d      	beq.n	8001c26 <HAL_GPIO_Init+0x1e2>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a45      	ldr	r2, [pc, #276]	; (8001d24 <HAL_GPIO_Init+0x2e0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d007      	beq.n	8001c22 <HAL_GPIO_Init+0x1de>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a44      	ldr	r2, [pc, #272]	; (8001d28 <HAL_GPIO_Init+0x2e4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d101      	bne.n	8001c1e <HAL_GPIO_Init+0x1da>
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	e008      	b.n	8001c30 <HAL_GPIO_Init+0x1ec>
 8001c1e:	2306      	movs	r3, #6
 8001c20:	e006      	b.n	8001c30 <HAL_GPIO_Init+0x1ec>
 8001c22:	2303      	movs	r3, #3
 8001c24:	e004      	b.n	8001c30 <HAL_GPIO_Init+0x1ec>
 8001c26:	2302      	movs	r3, #2
 8001c28:	e002      	b.n	8001c30 <HAL_GPIO_Init+0x1ec>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_GPIO_Init+0x1ec>
 8001c2e:	2300      	movs	r3, #0
 8001c30:	697a      	ldr	r2, [r7, #20]
 8001c32:	2103      	movs	r1, #3
 8001c34:	400a      	ands	r2, r1
 8001c36:	0092      	lsls	r2, r2, #2
 8001c38:	4093      	lsls	r3, r2
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c40:	4935      	ldr	r1, [pc, #212]	; (8001d18 <HAL_GPIO_Init+0x2d4>)
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	089b      	lsrs	r3, r3, #2
 8001c46:	3302      	adds	r3, #2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c4e:	4b37      	ldr	r3, [pc, #220]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	43da      	mvns	r2, r3
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	2380      	movs	r3, #128	; 0x80
 8001c64:	025b      	lsls	r3, r3, #9
 8001c66:	4013      	ands	r3, r2
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c72:	4b2e      	ldr	r3, [pc, #184]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001c78:	4b2c      	ldr	r3, [pc, #176]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	43da      	mvns	r2, r3
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	2380      	movs	r3, #128	; 0x80
 8001c8e:	029b      	lsls	r3, r3, #10
 8001c90:	4013      	ands	r3, r2
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c9c:	4b23      	ldr	r3, [pc, #140]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ca2:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	43da      	mvns	r2, r3
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	035b      	lsls	r3, r3, #13
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d003      	beq.n	8001cc6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cc6:	4b19      	ldr	r3, [pc, #100]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ccc:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	43da      	mvns	r2, r3
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	039b      	lsls	r3, r3, #14
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d003      	beq.n	8001cf0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001cf0:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <HAL_GPIO_Init+0x2e8>)
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	40da      	lsrs	r2, r3
 8001d04:	1e13      	subs	r3, r2, #0
 8001d06:	d000      	beq.n	8001d0a <HAL_GPIO_Init+0x2c6>
 8001d08:	e6a8      	b.n	8001a5c <HAL_GPIO_Init+0x18>
  }
}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	46c0      	nop			; (mov r8, r8)
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b006      	add	sp, #24
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40010000 	.word	0x40010000
 8001d1c:	50000400 	.word	0x50000400
 8001d20:	50000800 	.word	0x50000800
 8001d24:	50000c00 	.word	0x50000c00
 8001d28:	50001c00 	.word	0x50001c00
 8001d2c:	40010400 	.word	0x40010400

08001d30 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	000a      	movs	r2, r1
 8001d3a:	1cbb      	adds	r3, r7, #2
 8001d3c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	1cba      	adds	r2, r7, #2
 8001d44:	8812      	ldrh	r2, [r2, #0]
 8001d46:	4013      	ands	r3, r2
 8001d48:	d004      	beq.n	8001d54 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001d4a:	230f      	movs	r3, #15
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
 8001d52:	e003      	b.n	8001d5c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d54:	230f      	movs	r3, #15
 8001d56:	18fb      	adds	r3, r7, r3
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001d5c:	230f      	movs	r3, #15
 8001d5e:	18fb      	adds	r3, r7, r3
 8001d60:	781b      	ldrb	r3, [r3, #0]
}
 8001d62:	0018      	movs	r0, r3
 8001d64:	46bd      	mov	sp, r7
 8001d66:	b004      	add	sp, #16
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	0008      	movs	r0, r1
 8001d74:	0011      	movs	r1, r2
 8001d76:	1cbb      	adds	r3, r7, #2
 8001d78:	1c02      	adds	r2, r0, #0
 8001d7a:	801a      	strh	r2, [r3, #0]
 8001d7c:	1c7b      	adds	r3, r7, #1
 8001d7e:	1c0a      	adds	r2, r1, #0
 8001d80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d82:	1c7b      	adds	r3, r7, #1
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d004      	beq.n	8001d94 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d8a:	1cbb      	adds	r3, r7, #2
 8001d8c:	881a      	ldrh	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001d92:	e003      	b.n	8001d9c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001d94:	1cbb      	adds	r3, r7, #2
 8001d96:	881a      	ldrh	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d9c:	46c0      	nop			; (mov r8, r8)
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b002      	add	sp, #8
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	0002      	movs	r2, r0
 8001dac:	1dbb      	adds	r3, r7, #6
 8001dae:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001db0:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001db2:	695b      	ldr	r3, [r3, #20]
 8001db4:	1dba      	adds	r2, r7, #6
 8001db6:	8812      	ldrh	r2, [r2, #0]
 8001db8:	4013      	ands	r3, r2
 8001dba:	d008      	beq.n	8001dce <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001dbe:	1dba      	adds	r2, r7, #6
 8001dc0:	8812      	ldrh	r2, [r2, #0]
 8001dc2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001dc4:	1dbb      	adds	r3, r7, #6
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f7fe fc0f 	bl	80005ec <HAL_GPIO_EXTI_Callback>
  }
}
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	b002      	add	sp, #8
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	40010400 	.word	0x40010400

08001ddc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d101      	bne.n	8001dee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e082      	b.n	8001ef4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2241      	movs	r2, #65	; 0x41
 8001df2:	5c9b      	ldrb	r3, [r3, r2]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d107      	bne.n	8001e0a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2240      	movs	r2, #64	; 0x40
 8001dfe:	2100      	movs	r1, #0
 8001e00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7ff f891 	bl	8000f2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2241      	movs	r2, #65	; 0x41
 8001e0e:	2124      	movs	r1, #36	; 0x24
 8001e10:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	438a      	bics	r2, r1
 8001e20:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4934      	ldr	r1, [pc, #208]	; (8001efc <HAL_I2C_Init+0x120>)
 8001e2c:	400a      	ands	r2, r1
 8001e2e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689a      	ldr	r2, [r3, #8]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4931      	ldr	r1, [pc, #196]	; (8001f00 <HAL_I2C_Init+0x124>)
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d108      	bne.n	8001e5a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2180      	movs	r1, #128	; 0x80
 8001e52:	0209      	lsls	r1, r1, #8
 8001e54:	430a      	orrs	r2, r1
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	e007      	b.n	8001e6a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	2184      	movs	r1, #132	; 0x84
 8001e64:	0209      	lsls	r1, r1, #8
 8001e66:	430a      	orrs	r2, r1
 8001e68:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d104      	bne.n	8001e7c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2280      	movs	r2, #128	; 0x80
 8001e78:	0112      	lsls	r2, r2, #4
 8001e7a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	685a      	ldr	r2, [r3, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	491f      	ldr	r1, [pc, #124]	; (8001f04 <HAL_I2C_Init+0x128>)
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	491a      	ldr	r1, [pc, #104]	; (8001f00 <HAL_I2C_Init+0x124>)
 8001e98:	400a      	ands	r2, r1
 8001e9a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	691a      	ldr	r2, [r3, #16]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	69d9      	ldr	r1, [r3, #28]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a1a      	ldr	r2, [r3, #32]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2241      	movs	r2, #65	; 0x41
 8001ee0:	2120      	movs	r1, #32
 8001ee2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2242      	movs	r2, #66	; 0x42
 8001eee:	2100      	movs	r1, #0
 8001ef0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	b002      	add	sp, #8
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	f0ffffff 	.word	0xf0ffffff
 8001f00:	ffff7fff 	.word	0xffff7fff
 8001f04:	02008000 	.word	0x02008000

08001f08 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001f08:	b590      	push	{r4, r7, lr}
 8001f0a:	b089      	sub	sp, #36	; 0x24
 8001f0c:	af02      	add	r7, sp, #8
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	0008      	movs	r0, r1
 8001f12:	607a      	str	r2, [r7, #4]
 8001f14:	0019      	movs	r1, r3
 8001f16:	230a      	movs	r3, #10
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	1c02      	adds	r2, r0, #0
 8001f1c:	801a      	strh	r2, [r3, #0]
 8001f1e:	2308      	movs	r3, #8
 8001f20:	18fb      	adds	r3, r7, r3
 8001f22:	1c0a      	adds	r2, r1, #0
 8001f24:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2241      	movs	r2, #65	; 0x41
 8001f2a:	5c9b      	ldrb	r3, [r3, r2]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b20      	cmp	r3, #32
 8001f30:	d000      	beq.n	8001f34 <HAL_I2C_Master_Transmit+0x2c>
 8001f32:	e0e7      	b.n	8002104 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2240      	movs	r2, #64	; 0x40
 8001f38:	5c9b      	ldrb	r3, [r3, r2]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_I2C_Master_Transmit+0x3a>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	e0e1      	b.n	8002106 <HAL_I2C_Master_Transmit+0x1fe>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2240      	movs	r2, #64	; 0x40
 8001f46:	2101      	movs	r1, #1
 8001f48:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f4a:	f7ff f9e5 	bl	8001318 <HAL_GetTick>
 8001f4e:	0003      	movs	r3, r0
 8001f50:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f52:	2380      	movs	r3, #128	; 0x80
 8001f54:	0219      	lsls	r1, r3, #8
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	2319      	movs	r3, #25
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f000 f8fc 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8001f64:	1e03      	subs	r3, r0, #0
 8001f66:	d001      	beq.n	8001f6c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e0cc      	b.n	8002106 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2241      	movs	r2, #65	; 0x41
 8001f70:	2121      	movs	r1, #33	; 0x21
 8001f72:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2242      	movs	r2, #66	; 0x42
 8001f78:	2110      	movs	r1, #16
 8001f7a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2208      	movs	r2, #8
 8001f8c:	18ba      	adds	r2, r7, r2
 8001f8e:	8812      	ldrh	r2, [r2, #0]
 8001f90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	2bff      	cmp	r3, #255	; 0xff
 8001fa0:	d911      	bls.n	8001fc6 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	22ff      	movs	r2, #255	; 0xff
 8001fa6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	2380      	movs	r3, #128	; 0x80
 8001fb0:	045c      	lsls	r4, r3, #17
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	8819      	ldrh	r1, [r3, #0]
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	4b55      	ldr	r3, [pc, #340]	; (8002110 <HAL_I2C_Master_Transmit+0x208>)
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	0023      	movs	r3, r4
 8001fc0:	f000 fa00 	bl	80023c4 <I2C_TransferConfig>
 8001fc4:	e075      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	049c      	lsls	r4, r3, #18
 8001fda:	230a      	movs	r3, #10
 8001fdc:	18fb      	adds	r3, r7, r3
 8001fde:	8819      	ldrh	r1, [r3, #0]
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	4b4b      	ldr	r3, [pc, #300]	; (8002110 <HAL_I2C_Master_Transmit+0x208>)
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	0023      	movs	r3, r4
 8001fe8:	f000 f9ec 	bl	80023c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001fec:	e061      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	f000 f8f0 	bl	80021da <I2C_WaitOnTXISFlagUntilTimeout>
 8001ffa:	1e03      	subs	r3, r0, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e081      	b.n	8002106 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	781a      	ldrb	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	1c5a      	adds	r2, r3, #1
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800201c:	b29b      	uxth	r3, r3
 800201e:	3b01      	subs	r3, #1
 8002020:	b29a      	uxth	r2, r3
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800202a:	3b01      	subs	r3, #1
 800202c:	b29a      	uxth	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002036:	b29b      	uxth	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	d03a      	beq.n	80020b2 <HAL_I2C_Master_Transmit+0x1aa>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002040:	2b00      	cmp	r3, #0
 8002042:	d136      	bne.n	80020b2 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002044:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	0013      	movs	r3, r2
 800204e:	2200      	movs	r2, #0
 8002050:	2180      	movs	r1, #128	; 0x80
 8002052:	f000 f883 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8002056:	1e03      	subs	r3, r0, #0
 8002058:	d001      	beq.n	800205e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e053      	b.n	8002106 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002062:	b29b      	uxth	r3, r3
 8002064:	2bff      	cmp	r3, #255	; 0xff
 8002066:	d911      	bls.n	800208c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	22ff      	movs	r2, #255	; 0xff
 800206c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002072:	b2da      	uxtb	r2, r3
 8002074:	2380      	movs	r3, #128	; 0x80
 8002076:	045c      	lsls	r4, r3, #17
 8002078:	230a      	movs	r3, #10
 800207a:	18fb      	adds	r3, r7, r3
 800207c:	8819      	ldrh	r1, [r3, #0]
 800207e:	68f8      	ldr	r0, [r7, #12]
 8002080:	2300      	movs	r3, #0
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	0023      	movs	r3, r4
 8002086:	f000 f99d 	bl	80023c4 <I2C_TransferConfig>
 800208a:	e012      	b.n	80020b2 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002090:	b29a      	uxth	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800209a:	b2da      	uxtb	r2, r3
 800209c:	2380      	movs	r3, #128	; 0x80
 800209e:	049c      	lsls	r4, r3, #18
 80020a0:	230a      	movs	r3, #10
 80020a2:	18fb      	adds	r3, r7, r3
 80020a4:	8819      	ldrh	r1, [r3, #0]
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	2300      	movs	r3, #0
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	0023      	movs	r3, r4
 80020ae:	f000 f989 	bl	80023c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d198      	bne.n	8001fee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	0018      	movs	r0, r3
 80020c4:	f000 f8c8 	bl	8002258 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020c8:	1e03      	subs	r3, r0, #0
 80020ca:	d001      	beq.n	80020d0 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e01a      	b.n	8002106 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2220      	movs	r2, #32
 80020d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	490c      	ldr	r1, [pc, #48]	; (8002114 <HAL_I2C_Master_Transmit+0x20c>)
 80020e4:	400a      	ands	r2, r1
 80020e6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2241      	movs	r2, #65	; 0x41
 80020ec:	2120      	movs	r1, #32
 80020ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2242      	movs	r2, #66	; 0x42
 80020f4:	2100      	movs	r1, #0
 80020f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2240      	movs	r2, #64	; 0x40
 80020fc:	2100      	movs	r1, #0
 80020fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002100:	2300      	movs	r3, #0
 8002102:	e000      	b.n	8002106 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002104:	2302      	movs	r3, #2
  }
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b007      	add	sp, #28
 800210c:	bd90      	pop	{r4, r7, pc}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	80002000 	.word	0x80002000
 8002114:	fe00e800 	.word	0xfe00e800

08002118 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	2202      	movs	r2, #2
 8002128:	4013      	ands	r3, r2
 800212a:	2b02      	cmp	r3, #2
 800212c:	d103      	bne.n	8002136 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2200      	movs	r2, #0
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	2201      	movs	r2, #1
 800213e:	4013      	ands	r3, r2
 8002140:	2b01      	cmp	r3, #1
 8002142:	d007      	beq.n	8002154 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	699a      	ldr	r2, [r3, #24]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2101      	movs	r1, #1
 8002150:	430a      	orrs	r2, r1
 8002152:	619a      	str	r2, [r3, #24]
  }
}
 8002154:	46c0      	nop			; (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b002      	add	sp, #8
 800215a:	bd80      	pop	{r7, pc}

0800215c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	603b      	str	r3, [r7, #0]
 8002168:	1dfb      	adds	r3, r7, #7
 800216a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800216c:	e021      	b.n	80021b2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	3301      	adds	r3, #1
 8002172:	d01e      	beq.n	80021b2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002174:	f7ff f8d0 	bl	8001318 <HAL_GetTick>
 8002178:	0002      	movs	r2, r0
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	683a      	ldr	r2, [r7, #0]
 8002180:	429a      	cmp	r2, r3
 8002182:	d302      	bcc.n	800218a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d113      	bne.n	80021b2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218e:	2220      	movs	r2, #32
 8002190:	431a      	orrs	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2241      	movs	r2, #65	; 0x41
 800219a:	2120      	movs	r1, #32
 800219c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2242      	movs	r2, #66	; 0x42
 80021a2:	2100      	movs	r1, #0
 80021a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2240      	movs	r2, #64	; 0x40
 80021aa:	2100      	movs	r1, #0
 80021ac:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00f      	b.n	80021d2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	4013      	ands	r3, r2
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	425a      	negs	r2, r3
 80021c2:	4153      	adcs	r3, r2
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	001a      	movs	r2, r3
 80021c8:	1dfb      	adds	r3, r7, #7
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d0ce      	beq.n	800216e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	0018      	movs	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	b004      	add	sp, #16
 80021d8:	bd80      	pop	{r7, pc}

080021da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b084      	sub	sp, #16
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021e6:	e02b      	b.n	8002240 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	68b9      	ldr	r1, [r7, #8]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	0018      	movs	r0, r3
 80021f0:	f000 f86e 	bl	80022d0 <I2C_IsAcknowledgeFailed>
 80021f4:	1e03      	subs	r3, r0, #0
 80021f6:	d001      	beq.n	80021fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e029      	b.n	8002250 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	3301      	adds	r3, #1
 8002200:	d01e      	beq.n	8002240 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002202:	f7ff f889 	bl	8001318 <HAL_GetTick>
 8002206:	0002      	movs	r2, r0
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	429a      	cmp	r2, r3
 8002210:	d302      	bcc.n	8002218 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d113      	bne.n	8002240 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221c:	2220      	movs	r2, #32
 800221e:	431a      	orrs	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2241      	movs	r2, #65	; 0x41
 8002228:	2120      	movs	r1, #32
 800222a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2242      	movs	r2, #66	; 0x42
 8002230:	2100      	movs	r1, #0
 8002232:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2240      	movs	r2, #64	; 0x40
 8002238:	2100      	movs	r1, #0
 800223a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e007      	b.n	8002250 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	2202      	movs	r2, #2
 8002248:	4013      	ands	r3, r2
 800224a:	2b02      	cmp	r3, #2
 800224c:	d1cc      	bne.n	80021e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	0018      	movs	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	b004      	add	sp, #16
 8002256:	bd80      	pop	{r7, pc}

08002258 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002264:	e028      	b.n	80022b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	0018      	movs	r0, r3
 800226e:	f000 f82f 	bl	80022d0 <I2C_IsAcknowledgeFailed>
 8002272:	1e03      	subs	r3, r0, #0
 8002274:	d001      	beq.n	800227a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e026      	b.n	80022c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800227a:	f7ff f84d 	bl	8001318 <HAL_GetTick>
 800227e:	0002      	movs	r2, r0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	68ba      	ldr	r2, [r7, #8]
 8002286:	429a      	cmp	r2, r3
 8002288:	d302      	bcc.n	8002290 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d113      	bne.n	80022b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002294:	2220      	movs	r2, #32
 8002296:	431a      	orrs	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2241      	movs	r2, #65	; 0x41
 80022a0:	2120      	movs	r1, #32
 80022a2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2242      	movs	r2, #66	; 0x42
 80022a8:	2100      	movs	r1, #0
 80022aa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2240      	movs	r2, #64	; 0x40
 80022b0:	2100      	movs	r1, #0
 80022b2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e007      	b.n	80022c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2220      	movs	r2, #32
 80022c0:	4013      	ands	r3, r2
 80022c2:	2b20      	cmp	r3, #32
 80022c4:	d1cf      	bne.n	8002266 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b004      	add	sp, #16
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	2210      	movs	r2, #16
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b10      	cmp	r3, #16
 80022e8:	d164      	bne.n	80023b4 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	2380      	movs	r3, #128	; 0x80
 80022f2:	049b      	lsls	r3, r3, #18
 80022f4:	401a      	ands	r2, r3
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	049b      	lsls	r3, r3, #18
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d02b      	beq.n	8002356 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2180      	movs	r1, #128	; 0x80
 800230a:	01c9      	lsls	r1, r1, #7
 800230c:	430a      	orrs	r2, r1
 800230e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002310:	e021      	b.n	8002356 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	3301      	adds	r3, #1
 8002316:	d01e      	beq.n	8002356 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002318:	f7fe fffe 	bl	8001318 <HAL_GetTick>
 800231c:	0002      	movs	r2, r0
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	429a      	cmp	r2, r3
 8002326:	d302      	bcc.n	800232e <I2C_IsAcknowledgeFailed+0x5e>
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d113      	bne.n	8002356 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	2220      	movs	r2, #32
 8002334:	431a      	orrs	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2241      	movs	r2, #65	; 0x41
 800233e:	2120      	movs	r1, #32
 8002340:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2242      	movs	r2, #66	; 0x42
 8002346:	2100      	movs	r1, #0
 8002348:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2240      	movs	r2, #64	; 0x40
 800234e:	2100      	movs	r1, #0
 8002350:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e02f      	b.n	80023b6 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	2220      	movs	r2, #32
 800235e:	4013      	ands	r3, r2
 8002360:	2b20      	cmp	r3, #32
 8002362:	d1d6      	bne.n	8002312 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2210      	movs	r2, #16
 800236a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2220      	movs	r2, #32
 8002372:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	0018      	movs	r0, r3
 8002378:	f7ff fece 	bl	8002118 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	490e      	ldr	r1, [pc, #56]	; (80023c0 <I2C_IsAcknowledgeFailed+0xf0>)
 8002388:	400a      	ands	r2, r1
 800238a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002390:	2204      	movs	r2, #4
 8002392:	431a      	orrs	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2241      	movs	r2, #65	; 0x41
 800239c:	2120      	movs	r1, #32
 800239e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2242      	movs	r2, #66	; 0x42
 80023a4:	2100      	movs	r1, #0
 80023a6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2240      	movs	r2, #64	; 0x40
 80023ac:	2100      	movs	r1, #0
 80023ae:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b004      	add	sp, #16
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	fe00e800 	.word	0xfe00e800

080023c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	0008      	movs	r0, r1
 80023ce:	0011      	movs	r1, r2
 80023d0:	607b      	str	r3, [r7, #4]
 80023d2:	240a      	movs	r4, #10
 80023d4:	193b      	adds	r3, r7, r4
 80023d6:	1c02      	adds	r2, r0, #0
 80023d8:	801a      	strh	r2, [r3, #0]
 80023da:	2009      	movs	r0, #9
 80023dc:	183b      	adds	r3, r7, r0
 80023de:	1c0a      	adds	r2, r1, #0
 80023e0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	6a3a      	ldr	r2, [r7, #32]
 80023ea:	0d51      	lsrs	r1, r2, #21
 80023ec:	2280      	movs	r2, #128	; 0x80
 80023ee:	00d2      	lsls	r2, r2, #3
 80023f0:	400a      	ands	r2, r1
 80023f2:	490e      	ldr	r1, [pc, #56]	; (800242c <I2C_TransferConfig+0x68>)
 80023f4:	430a      	orrs	r2, r1
 80023f6:	43d2      	mvns	r2, r2
 80023f8:	401a      	ands	r2, r3
 80023fa:	0011      	movs	r1, r2
 80023fc:	193b      	adds	r3, r7, r4
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	059b      	lsls	r3, r3, #22
 8002402:	0d9a      	lsrs	r2, r3, #22
 8002404:	183b      	adds	r3, r7, r0
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	0418      	lsls	r0, r3, #16
 800240a:	23ff      	movs	r3, #255	; 0xff
 800240c:	041b      	lsls	r3, r3, #16
 800240e:	4003      	ands	r3, r0
 8002410:	431a      	orrs	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	431a      	orrs	r2, r3
 8002416:	6a3b      	ldr	r3, [r7, #32]
 8002418:	431a      	orrs	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	430a      	orrs	r2, r1
 8002420:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	46bd      	mov	sp, r7
 8002426:	b005      	add	sp, #20
 8002428:	bd90      	pop	{r4, r7, pc}
 800242a:	46c0      	nop			; (mov r8, r8)
 800242c:	03ff63ff 	.word	0x03ff63ff

08002430 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2241      	movs	r2, #65	; 0x41
 800243e:	5c9b      	ldrb	r3, [r3, r2]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b20      	cmp	r3, #32
 8002444:	d138      	bne.n	80024b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2240      	movs	r2, #64	; 0x40
 800244a:	5c9b      	ldrb	r3, [r3, r2]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002450:	2302      	movs	r3, #2
 8002452:	e032      	b.n	80024ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2240      	movs	r2, #64	; 0x40
 8002458:	2101      	movs	r1, #1
 800245a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2241      	movs	r2, #65	; 0x41
 8002460:	2124      	movs	r1, #36	; 0x24
 8002462:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2101      	movs	r1, #1
 8002470:	438a      	bics	r2, r1
 8002472:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4911      	ldr	r1, [pc, #68]	; (80024c4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002480:	400a      	ands	r2, r1
 8002482:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6819      	ldr	r1, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2101      	movs	r1, #1
 80024a0:	430a      	orrs	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2241      	movs	r2, #65	; 0x41
 80024a8:	2120      	movs	r1, #32
 80024aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2240      	movs	r2, #64	; 0x40
 80024b0:	2100      	movs	r1, #0
 80024b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024b4:	2300      	movs	r3, #0
 80024b6:	e000      	b.n	80024ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024b8:	2302      	movs	r3, #2
  }
}
 80024ba:	0018      	movs	r0, r3
 80024bc:	46bd      	mov	sp, r7
 80024be:	b002      	add	sp, #8
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	ffffefff 	.word	0xffffefff

080024c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2241      	movs	r2, #65	; 0x41
 80024d6:	5c9b      	ldrb	r3, [r3, r2]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b20      	cmp	r3, #32
 80024dc:	d139      	bne.n	8002552 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2240      	movs	r2, #64	; 0x40
 80024e2:	5c9b      	ldrb	r3, [r3, r2]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d101      	bne.n	80024ec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e033      	b.n	8002554 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2240      	movs	r2, #64	; 0x40
 80024f0:	2101      	movs	r1, #1
 80024f2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2241      	movs	r2, #65	; 0x41
 80024f8:	2124      	movs	r1, #36	; 0x24
 80024fa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2101      	movs	r1, #1
 8002508:	438a      	bics	r2, r1
 800250a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4a11      	ldr	r2, [pc, #68]	; (800255c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002518:	4013      	ands	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	021b      	lsls	r3, r3, #8
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2101      	movs	r1, #1
 800253a:	430a      	orrs	r2, r1
 800253c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2241      	movs	r2, #65	; 0x41
 8002542:	2120      	movs	r1, #32
 8002544:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2240      	movs	r2, #64	; 0x40
 800254a:	2100      	movs	r1, #0
 800254c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	e000      	b.n	8002554 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002552:	2302      	movs	r3, #2
  }
}
 8002554:	0018      	movs	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	b004      	add	sp, #16
 800255a:	bd80      	pop	{r7, pc}
 800255c:	fffff0ff 	.word	0xfffff0ff

08002560 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002562:	b08b      	sub	sp, #44	; 0x2c
 8002564:	af06      	add	r7, sp, #24
 8002566:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e0ff      	b.n	8002772 <HAL_PCD_Init+0x212>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a81      	ldr	r2, [pc, #516]	; (800277c <HAL_PCD_Init+0x21c>)
 8002576:	5c9b      	ldrb	r3, [r3, r2]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d108      	bne.n	8002590 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	23aa      	movs	r3, #170	; 0xaa
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	2100      	movs	r1, #0
 8002586:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	0018      	movs	r0, r3
 800258c:	f7fe fd68 	bl	8001060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a7a      	ldr	r2, [pc, #488]	; (800277c <HAL_PCD_Init+0x21c>)
 8002594:	2103      	movs	r1, #3
 8002596:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	0018      	movs	r0, r3
 800259e:	f001 fd1d 	bl	8003fdc <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025a2:	230f      	movs	r3, #15
 80025a4:	18fb      	adds	r3, r7, r3
 80025a6:	2200      	movs	r2, #0
 80025a8:	701a      	strb	r2, [r3, #0]
 80025aa:	e058      	b.n	800265e <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80025ac:	200f      	movs	r0, #15
 80025ae:	183b      	adds	r3, r7, r0
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	6879      	ldr	r1, [r7, #4]
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	0013      	movs	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	189b      	adds	r3, r3, r2
 80025bc:	00db      	lsls	r3, r3, #3
 80025be:	18cb      	adds	r3, r1, r3
 80025c0:	3301      	adds	r3, #1
 80025c2:	2201      	movs	r2, #1
 80025c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80025c6:	183b      	adds	r3, r7, r0
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	1c5a      	adds	r2, r3, #1
 80025ce:	0013      	movs	r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	189b      	adds	r3, r3, r2
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	183a      	adds	r2, r7, r0
 80025d8:	7812      	ldrb	r2, [r2, #0]
 80025da:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80025dc:	0004      	movs	r4, r0
 80025de:	183b      	adds	r3, r7, r0
 80025e0:	781a      	ldrb	r2, [r3, #0]
 80025e2:	193b      	adds	r3, r7, r4
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	b298      	uxth	r0, r3
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	0013      	movs	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	189b      	adds	r3, r3, r2
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	18cb      	adds	r3, r1, r3
 80025f4:	3336      	adds	r3, #54	; 0x36
 80025f6:	1c02      	adds	r2, r0, #0
 80025f8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80025fa:	193b      	adds	r3, r7, r4
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	1c5a      	adds	r2, r3, #1
 8002602:	0013      	movs	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	189b      	adds	r3, r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	18cb      	adds	r3, r1, r3
 800260c:	3303      	adds	r3, #3
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002612:	193b      	adds	r3, r7, r4
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	0013      	movs	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	189b      	adds	r3, r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	18cb      	adds	r3, r1, r3
 8002622:	3338      	adds	r3, #56	; 0x38
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002628:	193b      	adds	r3, r7, r4
 800262a:	781a      	ldrb	r2, [r3, #0]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	0013      	movs	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	189b      	adds	r3, r3, r2
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	18cb      	adds	r3, r1, r3
 8002638:	333c      	adds	r3, #60	; 0x3c
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800263e:	193b      	adds	r3, r7, r4
 8002640:	781a      	ldrb	r2, [r3, #0]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	0013      	movs	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	189b      	adds	r3, r3, r2
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	18cb      	adds	r3, r1, r3
 800264e:	3340      	adds	r3, #64	; 0x40
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002654:	193b      	adds	r3, r7, r4
 8002656:	781a      	ldrb	r2, [r3, #0]
 8002658:	193b      	adds	r3, r7, r4
 800265a:	3201      	adds	r2, #1
 800265c:	701a      	strb	r2, [r3, #0]
 800265e:	210f      	movs	r1, #15
 8002660:	187b      	adds	r3, r7, r1
 8002662:	781a      	ldrb	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	429a      	cmp	r2, r3
 800266a:	d39f      	bcc.n	80025ac <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800266c:	187b      	adds	r3, r7, r1
 800266e:	2200      	movs	r2, #0
 8002670:	701a      	strb	r2, [r3, #0]
 8002672:	e056      	b.n	8002722 <HAL_PCD_Init+0x1c2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002674:	240f      	movs	r4, #15
 8002676:	193b      	adds	r3, r7, r4
 8002678:	781a      	ldrb	r2, [r3, #0]
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	236a      	movs	r3, #106	; 0x6a
 800267e:	33ff      	adds	r3, #255	; 0xff
 8002680:	0019      	movs	r1, r3
 8002682:	0013      	movs	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	189b      	adds	r3, r3, r2
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	18c3      	adds	r3, r0, r3
 800268c:	185b      	adds	r3, r3, r1
 800268e:	2200      	movs	r2, #0
 8002690:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002692:	193b      	adds	r3, r7, r4
 8002694:	781a      	ldrb	r2, [r3, #0]
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	23b4      	movs	r3, #180	; 0xb4
 800269a:	0059      	lsls	r1, r3, #1
 800269c:	0013      	movs	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	189b      	adds	r3, r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	18c3      	adds	r3, r0, r3
 80026a6:	185b      	adds	r3, r3, r1
 80026a8:	193a      	adds	r2, r7, r4
 80026aa:	7812      	ldrb	r2, [r2, #0]
 80026ac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026ae:	193b      	adds	r3, r7, r4
 80026b0:	781a      	ldrb	r2, [r3, #0]
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	236c      	movs	r3, #108	; 0x6c
 80026b6:	33ff      	adds	r3, #255	; 0xff
 80026b8:	0019      	movs	r1, r3
 80026ba:	0013      	movs	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	189b      	adds	r3, r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	18c3      	adds	r3, r0, r3
 80026c4:	185b      	adds	r3, r3, r1
 80026c6:	2200      	movs	r2, #0
 80026c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80026ca:	193b      	adds	r3, r7, r4
 80026cc:	781a      	ldrb	r2, [r3, #0]
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	23bc      	movs	r3, #188	; 0xbc
 80026d2:	0059      	lsls	r1, r3, #1
 80026d4:	0013      	movs	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	189b      	adds	r3, r3, r2
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	18c3      	adds	r3, r0, r3
 80026de:	185b      	adds	r3, r3, r1
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80026e4:	193b      	adds	r3, r7, r4
 80026e6:	781a      	ldrb	r2, [r3, #0]
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	23be      	movs	r3, #190	; 0xbe
 80026ec:	0059      	lsls	r1, r3, #1
 80026ee:	0013      	movs	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	189b      	adds	r3, r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	18c3      	adds	r3, r0, r3
 80026f8:	185b      	adds	r3, r3, r1
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80026fe:	193b      	adds	r3, r7, r4
 8002700:	781a      	ldrb	r2, [r3, #0]
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	23c0      	movs	r3, #192	; 0xc0
 8002706:	0059      	lsls	r1, r3, #1
 8002708:	0013      	movs	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	189b      	adds	r3, r3, r2
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	18c3      	adds	r3, r0, r3
 8002712:	185b      	adds	r3, r3, r1
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002718:	193b      	adds	r3, r7, r4
 800271a:	781a      	ldrb	r2, [r3, #0]
 800271c:	193b      	adds	r3, r7, r4
 800271e:	3201      	adds	r2, #1
 8002720:	701a      	strb	r2, [r3, #0]
 8002722:	230f      	movs	r3, #15
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	781a      	ldrb	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3a1      	bcc.n	8002674 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6818      	ldr	r0, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	466a      	mov	r2, sp
 8002738:	0011      	movs	r1, r2
 800273a:	001a      	movs	r2, r3
 800273c:	3210      	adds	r2, #16
 800273e:	ca70      	ldmia	r2!, {r4, r5, r6}
 8002740:	c170      	stmia	r1!, {r4, r5, r6}
 8002742:	ca30      	ldmia	r2!, {r4, r5}
 8002744:	c130      	stmia	r1!, {r4, r5}
 8002746:	6859      	ldr	r1, [r3, #4]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f001 fc60 	bl	8004010 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2224      	movs	r2, #36	; 0x24
 8002754:	2100      	movs	r1, #0
 8002756:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a08      	ldr	r2, [pc, #32]	; (800277c <HAL_PCD_Init+0x21c>)
 800275c:	2101      	movs	r1, #1
 800275e:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69db      	ldr	r3, [r3, #28]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d103      	bne.n	8002770 <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	0018      	movs	r0, r3
 800276c:	f000 f808 	bl	8002780 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	0018      	movs	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	b005      	add	sp, #20
 8002778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	000002a9 	.word	0x000002a9

08002780 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	23ba      	movs	r3, #186	; 0xba
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	2101      	movs	r1, #1
 8002796:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	23b8      	movs	r3, #184	; 0xb8
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	2100      	movs	r1, #0
 80027a0:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2254      	movs	r2, #84	; 0x54
 80027a6:	5a9b      	ldrh	r3, [r3, r2]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2201      	movs	r2, #1
 80027ac:	4313      	orrs	r3, r2
 80027ae:	b299      	uxth	r1, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2254      	movs	r2, #84	; 0x54
 80027b4:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2254      	movs	r2, #84	; 0x54
 80027ba:	5a9b      	ldrh	r3, [r3, r2]
 80027bc:	b29b      	uxth	r3, r3
 80027be:	2202      	movs	r2, #2
 80027c0:	4313      	orrs	r3, r2
 80027c2:	b299      	uxth	r1, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2254      	movs	r2, #84	; 0x54
 80027c8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	0018      	movs	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	b004      	add	sp, #16
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b5b0      	push	{r4, r5, r7, lr}
 80027d6:	b08a      	sub	sp, #40	; 0x28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d102      	bne.n	80027e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	f000 fbaf 	bl	8002f46 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027e8:	4bcf      	ldr	r3, [pc, #828]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	220c      	movs	r2, #12
 80027ee:	4013      	ands	r3, r2
 80027f0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027f2:	4bcd      	ldr	r3, [pc, #820]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	025b      	lsls	r3, r3, #9
 80027fa:	4013      	ands	r3, r2
 80027fc:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2201      	movs	r2, #1
 8002804:	4013      	ands	r3, r2
 8002806:	d100      	bne.n	800280a <HAL_RCC_OscConfig+0x36>
 8002808:	e07e      	b.n	8002908 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800280a:	6a3b      	ldr	r3, [r7, #32]
 800280c:	2b08      	cmp	r3, #8
 800280e:	d007      	beq.n	8002820 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002810:	6a3b      	ldr	r3, [r7, #32]
 8002812:	2b0c      	cmp	r3, #12
 8002814:	d112      	bne.n	800283c <HAL_RCC_OscConfig+0x68>
 8002816:	69fa      	ldr	r2, [r7, #28]
 8002818:	2380      	movs	r3, #128	; 0x80
 800281a:	025b      	lsls	r3, r3, #9
 800281c:	429a      	cmp	r2, r3
 800281e:	d10d      	bne.n	800283c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002820:	4bc1      	ldr	r3, [pc, #772]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	029b      	lsls	r3, r3, #10
 8002828:	4013      	ands	r3, r2
 800282a:	d100      	bne.n	800282e <HAL_RCC_OscConfig+0x5a>
 800282c:	e06b      	b.n	8002906 <HAL_RCC_OscConfig+0x132>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d167      	bne.n	8002906 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	f000 fb85 	bl	8002f46 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	025b      	lsls	r3, r3, #9
 8002844:	429a      	cmp	r2, r3
 8002846:	d107      	bne.n	8002858 <HAL_RCC_OscConfig+0x84>
 8002848:	4bb7      	ldr	r3, [pc, #732]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4bb6      	ldr	r3, [pc, #728]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	0249      	lsls	r1, r1, #9
 8002852:	430a      	orrs	r2, r1
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	e027      	b.n	80028a8 <HAL_RCC_OscConfig+0xd4>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	23a0      	movs	r3, #160	; 0xa0
 800285e:	02db      	lsls	r3, r3, #11
 8002860:	429a      	cmp	r2, r3
 8002862:	d10e      	bne.n	8002882 <HAL_RCC_OscConfig+0xae>
 8002864:	4bb0      	ldr	r3, [pc, #704]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4baf      	ldr	r3, [pc, #700]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 800286a:	2180      	movs	r1, #128	; 0x80
 800286c:	02c9      	lsls	r1, r1, #11
 800286e:	430a      	orrs	r2, r1
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	4bad      	ldr	r3, [pc, #692]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	4bac      	ldr	r3, [pc, #688]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	0249      	lsls	r1, r1, #9
 800287c:	430a      	orrs	r2, r1
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	e012      	b.n	80028a8 <HAL_RCC_OscConfig+0xd4>
 8002882:	4ba9      	ldr	r3, [pc, #676]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	4ba8      	ldr	r3, [pc, #672]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002888:	49a8      	ldr	r1, [pc, #672]	; (8002b2c <HAL_RCC_OscConfig+0x358>)
 800288a:	400a      	ands	r2, r1
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	4ba6      	ldr	r3, [pc, #664]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	2380      	movs	r3, #128	; 0x80
 8002894:	025b      	lsls	r3, r3, #9
 8002896:	4013      	ands	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4ba2      	ldr	r3, [pc, #648]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	4ba1      	ldr	r3, [pc, #644]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80028a2:	49a3      	ldr	r1, [pc, #652]	; (8002b30 <HAL_RCC_OscConfig+0x35c>)
 80028a4:	400a      	ands	r2, r1
 80028a6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d015      	beq.n	80028dc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b0:	f7fe fd32 	bl	8001318 <HAL_GetTick>
 80028b4:	0003      	movs	r3, r0
 80028b6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028b8:	e009      	b.n	80028ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028ba:	f7fe fd2d 	bl	8001318 <HAL_GetTick>
 80028be:	0002      	movs	r2, r0
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b64      	cmp	r3, #100	; 0x64
 80028c6:	d902      	bls.n	80028ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	f000 fb3c 	bl	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028ce:	4b96      	ldr	r3, [pc, #600]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	; 0x80
 80028d4:	029b      	lsls	r3, r3, #10
 80028d6:	4013      	ands	r3, r2
 80028d8:	d0ef      	beq.n	80028ba <HAL_RCC_OscConfig+0xe6>
 80028da:	e015      	b.n	8002908 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028dc:	f7fe fd1c 	bl	8001318 <HAL_GetTick>
 80028e0:	0003      	movs	r3, r0
 80028e2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028e4:	e008      	b.n	80028f8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028e6:	f7fe fd17 	bl	8001318 <HAL_GetTick>
 80028ea:	0002      	movs	r2, r0
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	2b64      	cmp	r3, #100	; 0x64
 80028f2:	d901      	bls.n	80028f8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e326      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028f8:	4b8b      	ldr	r3, [pc, #556]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	2380      	movs	r3, #128	; 0x80
 80028fe:	029b      	lsls	r3, r3, #10
 8002900:	4013      	ands	r3, r2
 8002902:	d1f0      	bne.n	80028e6 <HAL_RCC_OscConfig+0x112>
 8002904:	e000      	b.n	8002908 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002906:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2202      	movs	r2, #2
 800290e:	4013      	ands	r3, r2
 8002910:	d100      	bne.n	8002914 <HAL_RCC_OscConfig+0x140>
 8002912:	e08b      	b.n	8002a2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	2b04      	cmp	r3, #4
 800291e:	d005      	beq.n	800292c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	2b0c      	cmp	r3, #12
 8002924:	d13e      	bne.n	80029a4 <HAL_RCC_OscConfig+0x1d0>
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d13b      	bne.n	80029a4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800292c:	4b7e      	ldr	r3, [pc, #504]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2204      	movs	r2, #4
 8002932:	4013      	ands	r3, r2
 8002934:	d004      	beq.n	8002940 <HAL_RCC_OscConfig+0x16c>
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e302      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b79      	ldr	r3, [pc, #484]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4a7b      	ldr	r2, [pc, #492]	; (8002b34 <HAL_RCC_OscConfig+0x360>)
 8002946:	4013      	ands	r3, r2
 8002948:	0019      	movs	r1, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	021a      	lsls	r2, r3, #8
 8002950:	4b75      	ldr	r3, [pc, #468]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002956:	4b74      	ldr	r3, [pc, #464]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2209      	movs	r2, #9
 800295c:	4393      	bics	r3, r2
 800295e:	0019      	movs	r1, r3
 8002960:	4b71      	ldr	r3, [pc, #452]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	430a      	orrs	r2, r1
 8002966:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002968:	f000 fc40 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 800296c:	0001      	movs	r1, r0
 800296e:	4b6e      	ldr	r3, [pc, #440]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	091b      	lsrs	r3, r3, #4
 8002974:	220f      	movs	r2, #15
 8002976:	4013      	ands	r3, r2
 8002978:	4a6f      	ldr	r2, [pc, #444]	; (8002b38 <HAL_RCC_OscConfig+0x364>)
 800297a:	5cd3      	ldrb	r3, [r2, r3]
 800297c:	000a      	movs	r2, r1
 800297e:	40da      	lsrs	r2, r3
 8002980:	4b6e      	ldr	r3, [pc, #440]	; (8002b3c <HAL_RCC_OscConfig+0x368>)
 8002982:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002984:	4b6e      	ldr	r3, [pc, #440]	; (8002b40 <HAL_RCC_OscConfig+0x36c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2513      	movs	r5, #19
 800298a:	197c      	adds	r4, r7, r5
 800298c:	0018      	movs	r0, r3
 800298e:	f7fe fc7d 	bl	800128c <HAL_InitTick>
 8002992:	0003      	movs	r3, r0
 8002994:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002996:	197b      	adds	r3, r7, r5
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d046      	beq.n	8002a2c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800299e:	197b      	adds	r3, r7, r5
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	e2d0      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d027      	beq.n	80029fa <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80029aa:	4b5f      	ldr	r3, [pc, #380]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2209      	movs	r2, #9
 80029b0:	4393      	bics	r3, r2
 80029b2:	0019      	movs	r1, r3
 80029b4:	4b5c      	ldr	r3, [pc, #368]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7fe fcac 	bl	8001318 <HAL_GetTick>
 80029c0:	0003      	movs	r3, r0
 80029c2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029c6:	f7fe fca7 	bl	8001318 <HAL_GetTick>
 80029ca:	0002      	movs	r2, r0
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e2b6      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029d8:	4b53      	ldr	r3, [pc, #332]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2204      	movs	r2, #4
 80029de:	4013      	ands	r3, r2
 80029e0:	d0f1      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e2:	4b51      	ldr	r3, [pc, #324]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	4a53      	ldr	r2, [pc, #332]	; (8002b34 <HAL_RCC_OscConfig+0x360>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	0019      	movs	r1, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	021a      	lsls	r2, r3, #8
 80029f2:	4b4d      	ldr	r3, [pc, #308]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80029f4:	430a      	orrs	r2, r1
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	e018      	b.n	8002a2c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029fa:	4b4b      	ldr	r3, [pc, #300]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	4b4a      	ldr	r3, [pc, #296]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a00:	2101      	movs	r1, #1
 8002a02:	438a      	bics	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7fe fc87 	bl	8001318 <HAL_GetTick>
 8002a0a:	0003      	movs	r3, r0
 8002a0c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a10:	f7fe fc82 	bl	8001318 <HAL_GetTick>
 8002a14:	0002      	movs	r2, r0
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e291      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a22:	4b41      	ldr	r3, [pc, #260]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2204      	movs	r2, #4
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d1f1      	bne.n	8002a10 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2210      	movs	r2, #16
 8002a32:	4013      	ands	r3, r2
 8002a34:	d100      	bne.n	8002a38 <HAL_RCC_OscConfig+0x264>
 8002a36:	e0a1      	b.n	8002b7c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d140      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a3e:	4b3a      	ldr	r3, [pc, #232]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	2380      	movs	r3, #128	; 0x80
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4013      	ands	r3, r2
 8002a48:	d005      	beq.n	8002a56 <HAL_RCC_OscConfig+0x282>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e277      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a56:	4b34      	ldr	r3, [pc, #208]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	4a3a      	ldr	r2, [pc, #232]	; (8002b44 <HAL_RCC_OscConfig+0x370>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	0019      	movs	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a64:	4b30      	ldr	r3, [pc, #192]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a6a:	4b2f      	ldr	r3, [pc, #188]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	021b      	lsls	r3, r3, #8
 8002a70:	0a19      	lsrs	r1, r3, #8
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	061a      	lsls	r2, r3, #24
 8002a78:	4b2b      	ldr	r3, [pc, #172]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	0b5b      	lsrs	r3, r3, #13
 8002a84:	3301      	adds	r3, #1
 8002a86:	2280      	movs	r2, #128	; 0x80
 8002a88:	0212      	lsls	r2, r2, #8
 8002a8a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002a8c:	4b26      	ldr	r3, [pc, #152]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	091b      	lsrs	r3, r3, #4
 8002a92:	210f      	movs	r1, #15
 8002a94:	400b      	ands	r3, r1
 8002a96:	4928      	ldr	r1, [pc, #160]	; (8002b38 <HAL_RCC_OscConfig+0x364>)
 8002a98:	5ccb      	ldrb	r3, [r1, r3]
 8002a9a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002a9c:	4b27      	ldr	r3, [pc, #156]	; (8002b3c <HAL_RCC_OscConfig+0x368>)
 8002a9e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002aa0:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <HAL_RCC_OscConfig+0x36c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2513      	movs	r5, #19
 8002aa6:	197c      	adds	r4, r7, r5
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7fe fbef 	bl	800128c <HAL_InitTick>
 8002aae:	0003      	movs	r3, r0
 8002ab0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002ab2:	197b      	adds	r3, r7, r5
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d060      	beq.n	8002b7c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8002aba:	197b      	adds	r3, r7, r5
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	e242      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d03f      	beq.n	8002b48 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ac8:	4b17      	ldr	r3, [pc, #92]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4b16      	ldr	r3, [pc, #88]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002ace:	2180      	movs	r1, #128	; 0x80
 8002ad0:	0049      	lsls	r1, r1, #1
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad6:	f7fe fc1f 	bl	8001318 <HAL_GetTick>
 8002ada:	0003      	movs	r3, r0
 8002adc:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ae0:	f7fe fc1a 	bl	8001318 <HAL_GetTick>
 8002ae4:	0002      	movs	r2, r0
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e229      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002af2:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	2380      	movs	r3, #128	; 0x80
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4013      	ands	r3, r2
 8002afc:	d0f0      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002afe:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	4a10      	ldr	r2, [pc, #64]	; (8002b44 <HAL_RCC_OscConfig+0x370>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	0019      	movs	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	0a19      	lsrs	r1, r3, #8
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	061a      	lsls	r2, r3, #24
 8002b20:	4b01      	ldr	r3, [pc, #4]	; (8002b28 <HAL_RCC_OscConfig+0x354>)
 8002b22:	430a      	orrs	r2, r1
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	e029      	b.n	8002b7c <HAL_RCC_OscConfig+0x3a8>
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	fffeffff 	.word	0xfffeffff
 8002b30:	fffbffff 	.word	0xfffbffff
 8002b34:	ffffe0ff 	.word	0xffffe0ff
 8002b38:	080049dc 	.word	0x080049dc
 8002b3c:	20000014 	.word	0x20000014
 8002b40:	20000018 	.word	0x20000018
 8002b44:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b48:	4bbd      	ldr	r3, [pc, #756]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	4bbc      	ldr	r3, [pc, #752]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002b4e:	49bd      	ldr	r1, [pc, #756]	; (8002e44 <HAL_RCC_OscConfig+0x670>)
 8002b50:	400a      	ands	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7fe fbe0 	bl	8001318 <HAL_GetTick>
 8002b58:	0003      	movs	r3, r0
 8002b5a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b5e:	f7fe fbdb 	bl	8001318 <HAL_GetTick>
 8002b62:	0002      	movs	r2, r0
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e1ea      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002b70:	4bb3      	ldr	r3, [pc, #716]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	2380      	movs	r3, #128	; 0x80
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d1f0      	bne.n	8002b5e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2208      	movs	r2, #8
 8002b82:	4013      	ands	r3, r2
 8002b84:	d036      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d019      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b8e:	4bac      	ldr	r3, [pc, #688]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002b90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b92:	4bab      	ldr	r3, [pc, #684]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002b94:	2101      	movs	r1, #1
 8002b96:	430a      	orrs	r2, r1
 8002b98:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9a:	f7fe fbbd 	bl	8001318 <HAL_GetTick>
 8002b9e:	0003      	movs	r3, r0
 8002ba0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ba4:	f7fe fbb8 	bl	8001318 <HAL_GetTick>
 8002ba8:	0002      	movs	r2, r0
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e1c7      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bb6:	4ba2      	ldr	r3, [pc, #648]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bba:	2202      	movs	r2, #2
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d0f1      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x3d0>
 8002bc0:	e018      	b.n	8002bf4 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc2:	4b9f      	ldr	r3, [pc, #636]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002bc4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bc6:	4b9e      	ldr	r3, [pc, #632]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002bc8:	2101      	movs	r1, #1
 8002bca:	438a      	bics	r2, r1
 8002bcc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bce:	f7fe fba3 	bl	8001318 <HAL_GetTick>
 8002bd2:	0003      	movs	r3, r0
 8002bd4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bd8:	f7fe fb9e 	bl	8001318 <HAL_GetTick>
 8002bdc:	0002      	movs	r2, r0
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e1ad      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002bea:	4b95      	ldr	r3, [pc, #596]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bee:	2202      	movs	r2, #2
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	d1f1      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d100      	bne.n	8002c00 <HAL_RCC_OscConfig+0x42c>
 8002bfe:	e0ae      	b.n	8002d5e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c00:	2027      	movs	r0, #39	; 0x27
 8002c02:	183b      	adds	r3, r7, r0
 8002c04:	2200      	movs	r2, #0
 8002c06:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c08:	4b8d      	ldr	r3, [pc, #564]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c0c:	2380      	movs	r3, #128	; 0x80
 8002c0e:	055b      	lsls	r3, r3, #21
 8002c10:	4013      	ands	r3, r2
 8002c12:	d109      	bne.n	8002c28 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c14:	4b8a      	ldr	r3, [pc, #552]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c18:	4b89      	ldr	r3, [pc, #548]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c1a:	2180      	movs	r1, #128	; 0x80
 8002c1c:	0549      	lsls	r1, r1, #21
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002c22:	183b      	adds	r3, r7, r0
 8002c24:	2201      	movs	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c28:	4b87      	ldr	r3, [pc, #540]	; (8002e48 <HAL_RCC_OscConfig+0x674>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	4013      	ands	r3, r2
 8002c32:	d11a      	bne.n	8002c6a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c34:	4b84      	ldr	r3, [pc, #528]	; (8002e48 <HAL_RCC_OscConfig+0x674>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4b83      	ldr	r3, [pc, #524]	; (8002e48 <HAL_RCC_OscConfig+0x674>)
 8002c3a:	2180      	movs	r1, #128	; 0x80
 8002c3c:	0049      	lsls	r1, r1, #1
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c42:	f7fe fb69 	bl	8001318 <HAL_GetTick>
 8002c46:	0003      	movs	r3, r0
 8002c48:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c4c:	f7fe fb64 	bl	8001318 <HAL_GetTick>
 8002c50:	0002      	movs	r2, r0
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b64      	cmp	r3, #100	; 0x64
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e173      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5e:	4b7a      	ldr	r3, [pc, #488]	; (8002e48 <HAL_RCC_OscConfig+0x674>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	2380      	movs	r3, #128	; 0x80
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	4013      	ands	r3, r2
 8002c68:	d0f0      	beq.n	8002c4c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	2380      	movs	r3, #128	; 0x80
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d107      	bne.n	8002c86 <HAL_RCC_OscConfig+0x4b2>
 8002c76:	4b72      	ldr	r3, [pc, #456]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c7a:	4b71      	ldr	r3, [pc, #452]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c7c:	2180      	movs	r1, #128	; 0x80
 8002c7e:	0049      	lsls	r1, r1, #1
 8002c80:	430a      	orrs	r2, r1
 8002c82:	651a      	str	r2, [r3, #80]	; 0x50
 8002c84:	e031      	b.n	8002cea <HAL_RCC_OscConfig+0x516>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x4d4>
 8002c8e:	4b6c      	ldr	r3, [pc, #432]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c92:	4b6b      	ldr	r3, [pc, #428]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c94:	496b      	ldr	r1, [pc, #428]	; (8002e44 <HAL_RCC_OscConfig+0x670>)
 8002c96:	400a      	ands	r2, r1
 8002c98:	651a      	str	r2, [r3, #80]	; 0x50
 8002c9a:	4b69      	ldr	r3, [pc, #420]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002c9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c9e:	4b68      	ldr	r3, [pc, #416]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002ca0:	496a      	ldr	r1, [pc, #424]	; (8002e4c <HAL_RCC_OscConfig+0x678>)
 8002ca2:	400a      	ands	r2, r1
 8002ca4:	651a      	str	r2, [r3, #80]	; 0x50
 8002ca6:	e020      	b.n	8002cea <HAL_RCC_OscConfig+0x516>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	23a0      	movs	r3, #160	; 0xa0
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d10e      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x4fe>
 8002cb4:	4b62      	ldr	r3, [pc, #392]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002cb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cb8:	4b61      	ldr	r3, [pc, #388]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002cba:	2180      	movs	r1, #128	; 0x80
 8002cbc:	00c9      	lsls	r1, r1, #3
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	651a      	str	r2, [r3, #80]	; 0x50
 8002cc2:	4b5f      	ldr	r3, [pc, #380]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002cc4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cc6:	4b5e      	ldr	r3, [pc, #376]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002cc8:	2180      	movs	r1, #128	; 0x80
 8002cca:	0049      	lsls	r1, r1, #1
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	651a      	str	r2, [r3, #80]	; 0x50
 8002cd0:	e00b      	b.n	8002cea <HAL_RCC_OscConfig+0x516>
 8002cd2:	4b5b      	ldr	r3, [pc, #364]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002cd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cd6:	4b5a      	ldr	r3, [pc, #360]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002cd8:	495a      	ldr	r1, [pc, #360]	; (8002e44 <HAL_RCC_OscConfig+0x670>)
 8002cda:	400a      	ands	r2, r1
 8002cdc:	651a      	str	r2, [r3, #80]	; 0x50
 8002cde:	4b58      	ldr	r3, [pc, #352]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002ce0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ce2:	4b57      	ldr	r3, [pc, #348]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002ce4:	4959      	ldr	r1, [pc, #356]	; (8002e4c <HAL_RCC_OscConfig+0x678>)
 8002ce6:	400a      	ands	r2, r1
 8002ce8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d015      	beq.n	8002d1e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf2:	f7fe fb11 	bl	8001318 <HAL_GetTick>
 8002cf6:	0003      	movs	r3, r0
 8002cf8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cfa:	e009      	b.n	8002d10 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cfc:	f7fe fb0c 	bl	8001318 <HAL_GetTick>
 8002d00:	0002      	movs	r2, r0
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	4a52      	ldr	r2, [pc, #328]	; (8002e50 <HAL_RCC_OscConfig+0x67c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e11a      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d10:	4b4b      	ldr	r3, [pc, #300]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d14:	2380      	movs	r3, #128	; 0x80
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4013      	ands	r3, r2
 8002d1a:	d0ef      	beq.n	8002cfc <HAL_RCC_OscConfig+0x528>
 8002d1c:	e014      	b.n	8002d48 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1e:	f7fe fafb 	bl	8001318 <HAL_GetTick>
 8002d22:	0003      	movs	r3, r0
 8002d24:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d26:	e009      	b.n	8002d3c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d28:	f7fe faf6 	bl	8001318 <HAL_GetTick>
 8002d2c:	0002      	movs	r2, r0
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	4a47      	ldr	r2, [pc, #284]	; (8002e50 <HAL_RCC_OscConfig+0x67c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e104      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d3c:	4b40      	ldr	r3, [pc, #256]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d40:	2380      	movs	r3, #128	; 0x80
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4013      	ands	r3, r2
 8002d46:	d1ef      	bne.n	8002d28 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d48:	2327      	movs	r3, #39	; 0x27
 8002d4a:	18fb      	adds	r3, r7, r3
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d105      	bne.n	8002d5e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d52:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d56:	4b3a      	ldr	r3, [pc, #232]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d58:	493e      	ldr	r1, [pc, #248]	; (8002e54 <HAL_RCC_OscConfig+0x680>)
 8002d5a:	400a      	ands	r2, r1
 8002d5c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2220      	movs	r2, #32
 8002d64:	4013      	ands	r3, r2
 8002d66:	d049      	beq.n	8002dfc <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d026      	beq.n	8002dbe <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002d70:	4b33      	ldr	r3, [pc, #204]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	4b32      	ldr	r3, [pc, #200]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d76:	2101      	movs	r1, #1
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	4b30      	ldr	r3, [pc, #192]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d80:	4b2f      	ldr	r3, [pc, #188]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002d82:	2101      	movs	r1, #1
 8002d84:	430a      	orrs	r2, r1
 8002d86:	635a      	str	r2, [r3, #52]	; 0x34
 8002d88:	4b33      	ldr	r3, [pc, #204]	; (8002e58 <HAL_RCC_OscConfig+0x684>)
 8002d8a:	6a1a      	ldr	r2, [r3, #32]
 8002d8c:	4b32      	ldr	r3, [pc, #200]	; (8002e58 <HAL_RCC_OscConfig+0x684>)
 8002d8e:	2180      	movs	r1, #128	; 0x80
 8002d90:	0189      	lsls	r1, r1, #6
 8002d92:	430a      	orrs	r2, r1
 8002d94:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d96:	f7fe fabf 	bl	8001318 <HAL_GetTick>
 8002d9a:	0003      	movs	r3, r0
 8002d9c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002da0:	f7fe faba 	bl	8001318 <HAL_GetTick>
 8002da4:	0002      	movs	r2, r0
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e0c9      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002db2:	4b23      	ldr	r3, [pc, #140]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2202      	movs	r2, #2
 8002db8:	4013      	ands	r3, r2
 8002dba:	d0f1      	beq.n	8002da0 <HAL_RCC_OscConfig+0x5cc>
 8002dbc:	e01e      	b.n	8002dfc <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002dbe:	4b20      	ldr	r3, [pc, #128]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	4b1f      	ldr	r3, [pc, #124]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	438a      	bics	r2, r1
 8002dc8:	609a      	str	r2, [r3, #8]
 8002dca:	4b23      	ldr	r3, [pc, #140]	; (8002e58 <HAL_RCC_OscConfig+0x684>)
 8002dcc:	6a1a      	ldr	r2, [r3, #32]
 8002dce:	4b22      	ldr	r3, [pc, #136]	; (8002e58 <HAL_RCC_OscConfig+0x684>)
 8002dd0:	4922      	ldr	r1, [pc, #136]	; (8002e5c <HAL_RCC_OscConfig+0x688>)
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd6:	f7fe fa9f 	bl	8001318 <HAL_GetTick>
 8002dda:	0003      	movs	r3, r0
 8002ddc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002de0:	f7fe fa9a 	bl	8001318 <HAL_GetTick>
 8002de4:	0002      	movs	r2, r0
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e0a9      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002df2:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2202      	movs	r2, #2
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d1f1      	bne.n	8002de0 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d100      	bne.n	8002e06 <HAL_RCC_OscConfig+0x632>
 8002e04:	e09e      	b.n	8002f44 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e06:	6a3b      	ldr	r3, [r7, #32]
 8002e08:	2b0c      	cmp	r3, #12
 8002e0a:	d100      	bne.n	8002e0e <HAL_RCC_OscConfig+0x63a>
 8002e0c:	e077      	b.n	8002efe <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d158      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e16:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <HAL_RCC_OscConfig+0x66c>)
 8002e1c:	4910      	ldr	r1, [pc, #64]	; (8002e60 <HAL_RCC_OscConfig+0x68c>)
 8002e1e:	400a      	ands	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e22:	f7fe fa79 	bl	8001318 <HAL_GetTick>
 8002e26:	0003      	movs	r3, r0
 8002e28:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e2a:	e01b      	b.n	8002e64 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e2c:	f7fe fa74 	bl	8001318 <HAL_GetTick>
 8002e30:	0002      	movs	r2, r0
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d914      	bls.n	8002e64 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e083      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	40021000 	.word	0x40021000
 8002e44:	fffffeff 	.word	0xfffffeff
 8002e48:	40007000 	.word	0x40007000
 8002e4c:	fffffbff 	.word	0xfffffbff
 8002e50:	00001388 	.word	0x00001388
 8002e54:	efffffff 	.word	0xefffffff
 8002e58:	40010000 	.word	0x40010000
 8002e5c:	ffffdfff 	.word	0xffffdfff
 8002e60:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e64:	4b3a      	ldr	r3, [pc, #232]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	049b      	lsls	r3, r3, #18
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d1dd      	bne.n	8002e2c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e70:	4b37      	ldr	r3, [pc, #220]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	4a37      	ldr	r2, [pc, #220]	; (8002f54 <HAL_RCC_OscConfig+0x780>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	0019      	movs	r1, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	4b31      	ldr	r3, [pc, #196]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e90:	4b2f      	ldr	r3, [pc, #188]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4b2e      	ldr	r3, [pc, #184]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002e96:	2180      	movs	r1, #128	; 0x80
 8002e98:	0449      	lsls	r1, r1, #17
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9e:	f7fe fa3b 	bl	8001318 <HAL_GetTick>
 8002ea2:	0003      	movs	r3, r0
 8002ea4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea8:	f7fe fa36 	bl	8001318 <HAL_GetTick>
 8002eac:	0002      	movs	r2, r0
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e045      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002eba:	4b25      	ldr	r3, [pc, #148]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	2380      	movs	r3, #128	; 0x80
 8002ec0:	049b      	lsls	r3, r3, #18
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d0f0      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x6d4>
 8002ec6:	e03d      	b.n	8002f44 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec8:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4b20      	ldr	r3, [pc, #128]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002ece:	4922      	ldr	r1, [pc, #136]	; (8002f58 <HAL_RCC_OscConfig+0x784>)
 8002ed0:	400a      	ands	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed4:	f7fe fa20 	bl	8001318 <HAL_GetTick>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ede:	f7fe fa1b 	bl	8001318 <HAL_GetTick>
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e02a      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ef0:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2380      	movs	r3, #128	; 0x80
 8002ef6:	049b      	lsls	r3, r3, #18
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d1f0      	bne.n	8002ede <HAL_RCC_OscConfig+0x70a>
 8002efc:	e022      	b.n	8002f44 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e01d      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f0a:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <HAL_RCC_OscConfig+0x77c>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f10:	69fa      	ldr	r2, [r7, #28]
 8002f12:	2380      	movs	r3, #128	; 0x80
 8002f14:	025b      	lsls	r3, r3, #9
 8002f16:	401a      	ands	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d10f      	bne.n	8002f40 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f20:	69fa      	ldr	r2, [r7, #28]
 8002f22:	23f0      	movs	r3, #240	; 0xf0
 8002f24:	039b      	lsls	r3, r3, #14
 8002f26:	401a      	ands	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d107      	bne.n	8002f40 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002f30:	69fa      	ldr	r2, [r7, #28]
 8002f32:	23c0      	movs	r3, #192	; 0xc0
 8002f34:	041b      	lsls	r3, r3, #16
 8002f36:	401a      	ands	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e000      	b.n	8002f46 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	0018      	movs	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b00a      	add	sp, #40	; 0x28
 8002f4c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	40021000 	.word	0x40021000
 8002f54:	ff02ffff 	.word	0xff02ffff
 8002f58:	feffffff 	.word	0xfeffffff

08002f5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f5c:	b5b0      	push	{r4, r5, r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e128      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f70:	4b96      	ldr	r3, [pc, #600]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2201      	movs	r2, #1
 8002f76:	4013      	ands	r3, r2
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d91e      	bls.n	8002fbc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7e:	4b93      	ldr	r3, [pc, #588]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2201      	movs	r2, #1
 8002f84:	4393      	bics	r3, r2
 8002f86:	0019      	movs	r1, r3
 8002f88:	4b90      	ldr	r3, [pc, #576]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f90:	f7fe f9c2 	bl	8001318 <HAL_GetTick>
 8002f94:	0003      	movs	r3, r0
 8002f96:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f98:	e009      	b.n	8002fae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f9a:	f7fe f9bd 	bl	8001318 <HAL_GetTick>
 8002f9e:	0002      	movs	r2, r0
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	4a8a      	ldr	r2, [pc, #552]	; (80031d0 <HAL_RCC_ClockConfig+0x274>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e109      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fae:	4b87      	ldr	r3, [pc, #540]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d1ee      	bne.n	8002f9a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d009      	beq.n	8002fda <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fc6:	4b83      	ldr	r3, [pc, #524]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	22f0      	movs	r2, #240	; 0xf0
 8002fcc:	4393      	bics	r3, r2
 8002fce:	0019      	movs	r1, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	4b7f      	ldr	r3, [pc, #508]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d100      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0x8a>
 8002fe4:	e089      	b.n	80030fa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d107      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fee:	4b79      	ldr	r3, [pc, #484]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	2380      	movs	r3, #128	; 0x80
 8002ff4:	029b      	lsls	r3, r3, #10
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	d120      	bne.n	800303c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e0e1      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2b03      	cmp	r3, #3
 8003004:	d107      	bne.n	8003016 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003006:	4b73      	ldr	r3, [pc, #460]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	049b      	lsls	r3, r3, #18
 800300e:	4013      	ands	r3, r2
 8003010:	d114      	bne.n	800303c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e0d5      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d106      	bne.n	800302c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800301e:	4b6d      	ldr	r3, [pc, #436]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2204      	movs	r2, #4
 8003024:	4013      	ands	r3, r2
 8003026:	d109      	bne.n	800303c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e0ca      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800302c:	4b69      	ldr	r3, [pc, #420]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	2380      	movs	r3, #128	; 0x80
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4013      	ands	r3, r2
 8003036:	d101      	bne.n	800303c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0c2      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800303c:	4b65      	ldr	r3, [pc, #404]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	2203      	movs	r2, #3
 8003042:	4393      	bics	r3, r2
 8003044:	0019      	movs	r1, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685a      	ldr	r2, [r3, #4]
 800304a:	4b62      	ldr	r3, [pc, #392]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 800304c:	430a      	orrs	r2, r1
 800304e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003050:	f7fe f962 	bl	8001318 <HAL_GetTick>
 8003054:	0003      	movs	r3, r0
 8003056:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d111      	bne.n	8003084 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003060:	e009      	b.n	8003076 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003062:	f7fe f959 	bl	8001318 <HAL_GetTick>
 8003066:	0002      	movs	r2, r0
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	4a58      	ldr	r2, [pc, #352]	; (80031d0 <HAL_RCC_ClockConfig+0x274>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e0a5      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003076:	4b57      	ldr	r3, [pc, #348]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	220c      	movs	r2, #12
 800307c:	4013      	ands	r3, r2
 800307e:	2b08      	cmp	r3, #8
 8003080:	d1ef      	bne.n	8003062 <HAL_RCC_ClockConfig+0x106>
 8003082:	e03a      	b.n	80030fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b03      	cmp	r3, #3
 800308a:	d111      	bne.n	80030b0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800308c:	e009      	b.n	80030a2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308e:	f7fe f943 	bl	8001318 <HAL_GetTick>
 8003092:	0002      	movs	r2, r0
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	4a4d      	ldr	r2, [pc, #308]	; (80031d0 <HAL_RCC_ClockConfig+0x274>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e08f      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030a2:	4b4c      	ldr	r3, [pc, #304]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	220c      	movs	r2, #12
 80030a8:	4013      	ands	r3, r2
 80030aa:	2b0c      	cmp	r3, #12
 80030ac:	d1ef      	bne.n	800308e <HAL_RCC_ClockConfig+0x132>
 80030ae:	e024      	b.n	80030fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d11b      	bne.n	80030f0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030b8:	e009      	b.n	80030ce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ba:	f7fe f92d 	bl	8001318 <HAL_GetTick>
 80030be:	0002      	movs	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	4a42      	ldr	r2, [pc, #264]	; (80031d0 <HAL_RCC_ClockConfig+0x274>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e079      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80030ce:	4b41      	ldr	r3, [pc, #260]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	220c      	movs	r2, #12
 80030d4:	4013      	ands	r3, r2
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d1ef      	bne.n	80030ba <HAL_RCC_ClockConfig+0x15e>
 80030da:	e00e      	b.n	80030fa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030dc:	f7fe f91c 	bl	8001318 <HAL_GetTick>
 80030e0:	0002      	movs	r2, r0
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	4a3a      	ldr	r2, [pc, #232]	; (80031d0 <HAL_RCC_ClockConfig+0x274>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e068      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	220c      	movs	r2, #12
 80030f6:	4013      	ands	r3, r2
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030fa:	4b34      	ldr	r3, [pc, #208]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2201      	movs	r2, #1
 8003100:	4013      	ands	r3, r2
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d21e      	bcs.n	8003146 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003108:	4b30      	ldr	r3, [pc, #192]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2201      	movs	r2, #1
 800310e:	4393      	bics	r3, r2
 8003110:	0019      	movs	r1, r3
 8003112:	4b2e      	ldr	r3, [pc, #184]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800311a:	f7fe f8fd 	bl	8001318 <HAL_GetTick>
 800311e:	0003      	movs	r3, r0
 8003120:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003122:	e009      	b.n	8003138 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003124:	f7fe f8f8 	bl	8001318 <HAL_GetTick>
 8003128:	0002      	movs	r2, r0
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	4a28      	ldr	r2, [pc, #160]	; (80031d0 <HAL_RCC_ClockConfig+0x274>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d901      	bls.n	8003138 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e044      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003138:	4b24      	ldr	r3, [pc, #144]	; (80031cc <HAL_RCC_ClockConfig+0x270>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2201      	movs	r2, #1
 800313e:	4013      	ands	r3, r2
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	429a      	cmp	r2, r3
 8003144:	d1ee      	bne.n	8003124 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2204      	movs	r2, #4
 800314c:	4013      	ands	r3, r2
 800314e:	d009      	beq.n	8003164 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003150:	4b20      	ldr	r3, [pc, #128]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	4a20      	ldr	r2, [pc, #128]	; (80031d8 <HAL_RCC_ClockConfig+0x27c>)
 8003156:	4013      	ands	r3, r2
 8003158:	0019      	movs	r1, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68da      	ldr	r2, [r3, #12]
 800315e:	4b1d      	ldr	r3, [pc, #116]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003160:	430a      	orrs	r2, r1
 8003162:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2208      	movs	r2, #8
 800316a:	4013      	ands	r3, r2
 800316c:	d00a      	beq.n	8003184 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800316e:	4b19      	ldr	r3, [pc, #100]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	4a1a      	ldr	r2, [pc, #104]	; (80031dc <HAL_RCC_ClockConfig+0x280>)
 8003174:	4013      	ands	r3, r2
 8003176:	0019      	movs	r1, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	00da      	lsls	r2, r3, #3
 800317e:	4b15      	ldr	r3, [pc, #84]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 8003180:	430a      	orrs	r2, r1
 8003182:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003184:	f000 f832 	bl	80031ec <HAL_RCC_GetSysClockFreq>
 8003188:	0001      	movs	r1, r0
 800318a:	4b12      	ldr	r3, [pc, #72]	; (80031d4 <HAL_RCC_ClockConfig+0x278>)
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	091b      	lsrs	r3, r3, #4
 8003190:	220f      	movs	r2, #15
 8003192:	4013      	ands	r3, r2
 8003194:	4a12      	ldr	r2, [pc, #72]	; (80031e0 <HAL_RCC_ClockConfig+0x284>)
 8003196:	5cd3      	ldrb	r3, [r2, r3]
 8003198:	000a      	movs	r2, r1
 800319a:	40da      	lsrs	r2, r3
 800319c:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <HAL_RCC_ClockConfig+0x288>)
 800319e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031a0:	4b11      	ldr	r3, [pc, #68]	; (80031e8 <HAL_RCC_ClockConfig+0x28c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	250b      	movs	r5, #11
 80031a6:	197c      	adds	r4, r7, r5
 80031a8:	0018      	movs	r0, r3
 80031aa:	f7fe f86f 	bl	800128c <HAL_InitTick>
 80031ae:	0003      	movs	r3, r0
 80031b0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80031b2:	197b      	adds	r3, r7, r5
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d002      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80031ba:	197b      	adds	r3, r7, r5
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	e000      	b.n	80031c2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	0018      	movs	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	b004      	add	sp, #16
 80031c8:	bdb0      	pop	{r4, r5, r7, pc}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	40022000 	.word	0x40022000
 80031d0:	00001388 	.word	0x00001388
 80031d4:	40021000 	.word	0x40021000
 80031d8:	fffff8ff 	.word	0xfffff8ff
 80031dc:	ffffc7ff 	.word	0xffffc7ff
 80031e0:	080049dc 	.word	0x080049dc
 80031e4:	20000014 	.word	0x20000014
 80031e8:	20000018 	.word	0x20000018

080031ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031ec:	b5b0      	push	{r4, r5, r7, lr}
 80031ee:	b08e      	sub	sp, #56	; 0x38
 80031f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80031f2:	4b4c      	ldr	r3, [pc, #304]	; (8003324 <HAL_RCC_GetSysClockFreq+0x138>)
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031fa:	230c      	movs	r3, #12
 80031fc:	4013      	ands	r3, r2
 80031fe:	2b0c      	cmp	r3, #12
 8003200:	d014      	beq.n	800322c <HAL_RCC_GetSysClockFreq+0x40>
 8003202:	d900      	bls.n	8003206 <HAL_RCC_GetSysClockFreq+0x1a>
 8003204:	e07b      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x112>
 8003206:	2b04      	cmp	r3, #4
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x24>
 800320a:	2b08      	cmp	r3, #8
 800320c:	d00b      	beq.n	8003226 <HAL_RCC_GetSysClockFreq+0x3a>
 800320e:	e076      	b.n	80032fe <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003210:	4b44      	ldr	r3, [pc, #272]	; (8003324 <HAL_RCC_GetSysClockFreq+0x138>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2210      	movs	r2, #16
 8003216:	4013      	ands	r3, r2
 8003218:	d002      	beq.n	8003220 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800321a:	4b43      	ldr	r3, [pc, #268]	; (8003328 <HAL_RCC_GetSysClockFreq+0x13c>)
 800321c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800321e:	e07c      	b.n	800331a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003220:	4b42      	ldr	r3, [pc, #264]	; (800332c <HAL_RCC_GetSysClockFreq+0x140>)
 8003222:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003224:	e079      	b.n	800331a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003226:	4b42      	ldr	r3, [pc, #264]	; (8003330 <HAL_RCC_GetSysClockFreq+0x144>)
 8003228:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800322a:	e076      	b.n	800331a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800322c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322e:	0c9a      	lsrs	r2, r3, #18
 8003230:	230f      	movs	r3, #15
 8003232:	401a      	ands	r2, r3
 8003234:	4b3f      	ldr	r3, [pc, #252]	; (8003334 <HAL_RCC_GetSysClockFreq+0x148>)
 8003236:	5c9b      	ldrb	r3, [r3, r2]
 8003238:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800323a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323c:	0d9a      	lsrs	r2, r3, #22
 800323e:	2303      	movs	r3, #3
 8003240:	4013      	ands	r3, r2
 8003242:	3301      	adds	r3, #1
 8003244:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003246:	4b37      	ldr	r3, [pc, #220]	; (8003324 <HAL_RCC_GetSysClockFreq+0x138>)
 8003248:	68da      	ldr	r2, [r3, #12]
 800324a:	2380      	movs	r3, #128	; 0x80
 800324c:	025b      	lsls	r3, r3, #9
 800324e:	4013      	ands	r3, r2
 8003250:	d01a      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003254:	61bb      	str	r3, [r7, #24]
 8003256:	2300      	movs	r3, #0
 8003258:	61fb      	str	r3, [r7, #28]
 800325a:	4a35      	ldr	r2, [pc, #212]	; (8003330 <HAL_RCC_GetSysClockFreq+0x144>)
 800325c:	2300      	movs	r3, #0
 800325e:	69b8      	ldr	r0, [r7, #24]
 8003260:	69f9      	ldr	r1, [r7, #28]
 8003262:	f7fd f807 	bl	8000274 <__aeabi_lmul>
 8003266:	0002      	movs	r2, r0
 8003268:	000b      	movs	r3, r1
 800326a:	0010      	movs	r0, r2
 800326c:	0019      	movs	r1, r3
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f7fc ffdb 	bl	8000234 <__aeabi_uldivmod>
 800327e:	0002      	movs	r2, r0
 8003280:	000b      	movs	r3, r1
 8003282:	0013      	movs	r3, r2
 8003284:	637b      	str	r3, [r7, #52]	; 0x34
 8003286:	e037      	b.n	80032f8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003288:	4b26      	ldr	r3, [pc, #152]	; (8003324 <HAL_RCC_GetSysClockFreq+0x138>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2210      	movs	r2, #16
 800328e:	4013      	ands	r3, r2
 8003290:	d01a      	beq.n	80032c8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	4a23      	ldr	r2, [pc, #140]	; (8003328 <HAL_RCC_GetSysClockFreq+0x13c>)
 800329c:	2300      	movs	r3, #0
 800329e:	68b8      	ldr	r0, [r7, #8]
 80032a0:	68f9      	ldr	r1, [r7, #12]
 80032a2:	f7fc ffe7 	bl	8000274 <__aeabi_lmul>
 80032a6:	0002      	movs	r2, r0
 80032a8:	000b      	movs	r3, r1
 80032aa:	0010      	movs	r0, r2
 80032ac:	0019      	movs	r1, r3
 80032ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	2300      	movs	r3, #0
 80032b4:	607b      	str	r3, [r7, #4]
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f7fc ffbb 	bl	8000234 <__aeabi_uldivmod>
 80032be:	0002      	movs	r2, r0
 80032c0:	000b      	movs	r3, r1
 80032c2:	0013      	movs	r3, r2
 80032c4:	637b      	str	r3, [r7, #52]	; 0x34
 80032c6:	e017      	b.n	80032f8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80032c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ca:	0018      	movs	r0, r3
 80032cc:	2300      	movs	r3, #0
 80032ce:	0019      	movs	r1, r3
 80032d0:	4a16      	ldr	r2, [pc, #88]	; (800332c <HAL_RCC_GetSysClockFreq+0x140>)
 80032d2:	2300      	movs	r3, #0
 80032d4:	f7fc ffce 	bl	8000274 <__aeabi_lmul>
 80032d8:	0002      	movs	r2, r0
 80032da:	000b      	movs	r3, r1
 80032dc:	0010      	movs	r0, r2
 80032de:	0019      	movs	r1, r3
 80032e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e2:	001c      	movs	r4, r3
 80032e4:	2300      	movs	r3, #0
 80032e6:	001d      	movs	r5, r3
 80032e8:	0022      	movs	r2, r4
 80032ea:	002b      	movs	r3, r5
 80032ec:	f7fc ffa2 	bl	8000234 <__aeabi_uldivmod>
 80032f0:	0002      	movs	r2, r0
 80032f2:	000b      	movs	r3, r1
 80032f4:	0013      	movs	r3, r2
 80032f6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80032f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80032fc:	e00d      	b.n	800331a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80032fe:	4b09      	ldr	r3, [pc, #36]	; (8003324 <HAL_RCC_GetSysClockFreq+0x138>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	0b5b      	lsrs	r3, r3, #13
 8003304:	2207      	movs	r2, #7
 8003306:	4013      	ands	r3, r2
 8003308:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	3301      	adds	r3, #1
 800330e:	2280      	movs	r2, #128	; 0x80
 8003310:	0212      	lsls	r2, r2, #8
 8003312:	409a      	lsls	r2, r3
 8003314:	0013      	movs	r3, r2
 8003316:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003318:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800331a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800331c:	0018      	movs	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	b00e      	add	sp, #56	; 0x38
 8003322:	bdb0      	pop	{r4, r5, r7, pc}
 8003324:	40021000 	.word	0x40021000
 8003328:	003d0900 	.word	0x003d0900
 800332c:	00f42400 	.word	0x00f42400
 8003330:	007a1200 	.word	0x007a1200
 8003334:	080049ec 	.word	0x080049ec

08003338 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003340:	2017      	movs	r0, #23
 8003342:	183b      	adds	r3, r7, r0
 8003344:	2200      	movs	r2, #0
 8003346:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2220      	movs	r2, #32
 800334e:	4013      	ands	r3, r2
 8003350:	d100      	bne.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003352:	e0c2      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003354:	4b90      	ldr	r3, [pc, #576]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	055b      	lsls	r3, r3, #21
 800335c:	4013      	ands	r3, r2
 800335e:	d109      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003360:	4b8d      	ldr	r3, [pc, #564]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003362:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003364:	4b8c      	ldr	r3, [pc, #560]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003366:	2180      	movs	r1, #128	; 0x80
 8003368:	0549      	lsls	r1, r1, #21
 800336a:	430a      	orrs	r2, r1
 800336c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800336e:	183b      	adds	r3, r7, r0
 8003370:	2201      	movs	r2, #1
 8003372:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003374:	4b89      	ldr	r3, [pc, #548]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	2380      	movs	r3, #128	; 0x80
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	4013      	ands	r3, r2
 800337e:	d11a      	bne.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003380:	4b86      	ldr	r3, [pc, #536]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	4b85      	ldr	r3, [pc, #532]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003386:	2180      	movs	r1, #128	; 0x80
 8003388:	0049      	lsls	r1, r1, #1
 800338a:	430a      	orrs	r2, r1
 800338c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338e:	f7fd ffc3 	bl	8001318 <HAL_GetTick>
 8003392:	0003      	movs	r3, r0
 8003394:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003396:	e008      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003398:	f7fd ffbe 	bl	8001318 <HAL_GetTick>
 800339c:	0002      	movs	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b64      	cmp	r3, #100	; 0x64
 80033a4:	d901      	bls.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e0f2      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x258>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033aa:	4b7c      	ldr	r3, [pc, #496]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	4013      	ands	r3, r2
 80033b4:	d0f0      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80033b6:	4b78      	ldr	r3, [pc, #480]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	23c0      	movs	r3, #192	; 0xc0
 80033bc:	039b      	lsls	r3, r3, #14
 80033be:	4013      	ands	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	23c0      	movs	r3, #192	; 0xc0
 80033c8:	039b      	lsls	r3, r3, #14
 80033ca:	4013      	ands	r3, r2
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d013      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	23c0      	movs	r3, #192	; 0xc0
 80033d8:	029b      	lsls	r3, r3, #10
 80033da:	401a      	ands	r2, r3
 80033dc:	23c0      	movs	r3, #192	; 0xc0
 80033de:	029b      	lsls	r3, r3, #10
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d10a      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80033e4:	4b6c      	ldr	r3, [pc, #432]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	029b      	lsls	r3, r3, #10
 80033ec:	401a      	ands	r2, r3
 80033ee:	2380      	movs	r3, #128	; 0x80
 80033f0:	029b      	lsls	r3, r3, #10
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d101      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e0ca      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x258>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80033fa:	4b67      	ldr	r3, [pc, #412]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80033fe:	23c0      	movs	r3, #192	; 0xc0
 8003400:	029b      	lsls	r3, r3, #10
 8003402:	4013      	ands	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d03b      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	23c0      	movs	r3, #192	; 0xc0
 8003412:	029b      	lsls	r3, r3, #10
 8003414:	4013      	ands	r3, r2
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	429a      	cmp	r2, r3
 800341a:	d033      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2220      	movs	r2, #32
 8003422:	4013      	ands	r3, r2
 8003424:	d02e      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003426:	4b5c      	ldr	r3, [pc, #368]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800342a:	4a5d      	ldr	r2, [pc, #372]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800342c:	4013      	ands	r3, r2
 800342e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003430:	4b59      	ldr	r3, [pc, #356]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003432:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003434:	4b58      	ldr	r3, [pc, #352]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003436:	2180      	movs	r1, #128	; 0x80
 8003438:	0309      	lsls	r1, r1, #12
 800343a:	430a      	orrs	r2, r1
 800343c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800343e:	4b56      	ldr	r3, [pc, #344]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003440:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003442:	4b55      	ldr	r3, [pc, #340]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003444:	4957      	ldr	r1, [pc, #348]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003446:	400a      	ands	r2, r1
 8003448:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800344a:	4b53      	ldr	r3, [pc, #332]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4013      	ands	r3, r2
 8003458:	d014      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345a:	f7fd ff5d 	bl	8001318 <HAL_GetTick>
 800345e:	0003      	movs	r3, r0
 8003460:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003462:	e009      	b.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003464:	f7fd ff58 	bl	8001318 <HAL_GetTick>
 8003468:	0002      	movs	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	4a4e      	ldr	r2, [pc, #312]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d901      	bls.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e08b      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003478:	4b47      	ldr	r3, [pc, #284]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800347a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4013      	ands	r3, r2
 8003482:	d0ef      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	23c0      	movs	r3, #192	; 0xc0
 800348a:	029b      	lsls	r3, r3, #10
 800348c:	401a      	ands	r2, r3
 800348e:	23c0      	movs	r3, #192	; 0xc0
 8003490:	029b      	lsls	r3, r3, #10
 8003492:	429a      	cmp	r2, r3
 8003494:	d10c      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003496:	4b40      	ldr	r3, [pc, #256]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a44      	ldr	r2, [pc, #272]	; (80035ac <HAL_RCCEx_PeriphCLKConfig+0x274>)
 800349c:	4013      	ands	r3, r2
 800349e:	0019      	movs	r1, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	23c0      	movs	r3, #192	; 0xc0
 80034a6:	039b      	lsls	r3, r3, #14
 80034a8:	401a      	ands	r2, r3
 80034aa:	4b3b      	ldr	r3, [pc, #236]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ac:	430a      	orrs	r2, r1
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	4b39      	ldr	r3, [pc, #228]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	23c0      	movs	r3, #192	; 0xc0
 80034ba:	029b      	lsls	r3, r3, #10
 80034bc:	401a      	ands	r2, r3
 80034be:	4b36      	ldr	r3, [pc, #216]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c0:	430a      	orrs	r2, r1
 80034c2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034c4:	2317      	movs	r3, #23
 80034c6:	18fb      	adds	r3, r7, r3
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d105      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ce:	4b32      	ldr	r3, [pc, #200]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034d2:	4b31      	ldr	r3, [pc, #196]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d4:	4936      	ldr	r1, [pc, #216]	; (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80034d6:	400a      	ands	r2, r1
 80034d8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2201      	movs	r2, #1
 80034e0:	4013      	ands	r3, r2
 80034e2:	d009      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034e4:	4b2c      	ldr	r3, [pc, #176]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034e8:	2203      	movs	r2, #3
 80034ea:	4393      	bics	r3, r2
 80034ec:	0019      	movs	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	4b29      	ldr	r3, [pc, #164]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f4:	430a      	orrs	r2, r1
 80034f6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2202      	movs	r2, #2
 80034fe:	4013      	ands	r3, r2
 8003500:	d009      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003502:	4b25      	ldr	r3, [pc, #148]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003506:	220c      	movs	r2, #12
 8003508:	4393      	bics	r3, r2
 800350a:	0019      	movs	r1, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68da      	ldr	r2, [r3, #12]
 8003510:	4b21      	ldr	r3, [pc, #132]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003512:	430a      	orrs	r2, r1
 8003514:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2204      	movs	r2, #4
 800351c:	4013      	ands	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003520:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003524:	4a23      	ldr	r2, [pc, #140]	; (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003526:	4013      	ands	r3, r2
 8003528:	0019      	movs	r1, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	4b1a      	ldr	r3, [pc, #104]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003530:	430a      	orrs	r2, r1
 8003532:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2208      	movs	r2, #8
 800353a:	4013      	ands	r3, r2
 800353c:	d009      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800353e:	4b16      	ldr	r3, [pc, #88]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	4a1d      	ldr	r2, [pc, #116]	; (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003544:	4013      	ands	r3, r2
 8003546:	0019      	movs	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	695a      	ldr	r2, [r3, #20]
 800354c:	4b12      	ldr	r3, [pc, #72]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354e:	430a      	orrs	r2, r1
 8003550:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2240      	movs	r2, #64	; 0x40
 8003558:	4013      	ands	r3, r2
 800355a:	d009      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800355c:	4b0e      	ldr	r3, [pc, #56]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800355e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003560:	4a16      	ldr	r2, [pc, #88]	; (80035bc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003562:	4013      	ands	r3, r2
 8003564:	0019      	movs	r1, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69da      	ldr	r2, [r3, #28]
 800356a:	4b0b      	ldr	r3, [pc, #44]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356c:	430a      	orrs	r2, r1
 800356e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2280      	movs	r2, #128	; 0x80
 8003576:	4013      	ands	r3, r2
 8003578:	d009      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800357a:	4b07      	ldr	r3, [pc, #28]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800357e:	4a10      	ldr	r2, [pc, #64]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003580:	4013      	ands	r3, r2
 8003582:	0019      	movs	r1, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699a      	ldr	r2, [r3, #24]
 8003588:	4b03      	ldr	r3, [pc, #12]	; (8003598 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358a:	430a      	orrs	r2, r1
 800358c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	0018      	movs	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	b006      	add	sp, #24
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000
 800359c:	40007000 	.word	0x40007000
 80035a0:	fffcffff 	.word	0xfffcffff
 80035a4:	fff7ffff 	.word	0xfff7ffff
 80035a8:	00001388 	.word	0x00001388
 80035ac:	ffcfffff 	.word	0xffcfffff
 80035b0:	efffffff 	.word	0xefffffff
 80035b4:	fffff3ff 	.word	0xfffff3ff
 80035b8:	ffffcfff 	.word	0xffffcfff
 80035bc:	fbffffff 	.word	0xfbffffff
 80035c0:	fff3ffff 	.word	0xfff3ffff

080035c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e032      	b.n	800363c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2239      	movs	r2, #57	; 0x39
 80035da:	5c9b      	ldrb	r3, [r3, r2]
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d107      	bne.n	80035f2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2238      	movs	r2, #56	; 0x38
 80035e6:	2100      	movs	r1, #0
 80035e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	0018      	movs	r0, r3
 80035ee:	f7fd fce1 	bl	8000fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2239      	movs	r2, #57	; 0x39
 80035f6:	2102      	movs	r1, #2
 80035f8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	0019      	movs	r1, r3
 8003604:	0010      	movs	r0, r2
 8003606:	f000 fa9f 	bl	8003b48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	223e      	movs	r2, #62	; 0x3e
 800360e:	2101      	movs	r1, #1
 8003610:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	223a      	movs	r2, #58	; 0x3a
 8003616:	2101      	movs	r1, #1
 8003618:	5499      	strb	r1, [r3, r2]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	223b      	movs	r2, #59	; 0x3b
 800361e:	2101      	movs	r1, #1
 8003620:	5499      	strb	r1, [r3, r2]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	223c      	movs	r2, #60	; 0x3c
 8003626:	2101      	movs	r1, #1
 8003628:	5499      	strb	r1, [r3, r2]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	223d      	movs	r2, #61	; 0x3d
 800362e:	2101      	movs	r1, #1
 8003630:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2239      	movs	r2, #57	; 0x39
 8003636:	2101      	movs	r1, #1
 8003638:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	0018      	movs	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	b002      	add	sp, #8
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e032      	b.n	80036bc <HAL_TIM_OC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2239      	movs	r2, #57	; 0x39
 800365a:	5c9b      	ldrb	r3, [r3, r2]
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d107      	bne.n	8003672 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2238      	movs	r2, #56	; 0x38
 8003666:	2100      	movs	r1, #0
 8003668:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	0018      	movs	r0, r3
 800366e:	f000 f829 	bl	80036c4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2239      	movs	r2, #57	; 0x39
 8003676:	2102      	movs	r1, #2
 8003678:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3304      	adds	r3, #4
 8003682:	0019      	movs	r1, r3
 8003684:	0010      	movs	r0, r2
 8003686:	f000 fa5f 	bl	8003b48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	223e      	movs	r2, #62	; 0x3e
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	223a      	movs	r2, #58	; 0x3a
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	223b      	movs	r2, #59	; 0x3b
 800369e:	2101      	movs	r1, #1
 80036a0:	5499      	strb	r1, [r3, r2]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	223c      	movs	r2, #60	; 0x3c
 80036a6:	2101      	movs	r1, #1
 80036a8:	5499      	strb	r1, [r3, r2]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	223d      	movs	r2, #61	; 0x3d
 80036ae:	2101      	movs	r1, #1
 80036b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2239      	movs	r2, #57	; 0x39
 80036b6:	2101      	movs	r1, #1
 80036b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	0018      	movs	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	b002      	add	sp, #8
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80036cc:	46c0      	nop			; (mov r8, r8)
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b002      	add	sp, #8
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e032      	b.n	800374c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2239      	movs	r2, #57	; 0x39
 80036ea:	5c9b      	ldrb	r3, [r3, r2]
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d107      	bne.n	8003702 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2238      	movs	r2, #56	; 0x38
 80036f6:	2100      	movs	r1, #0
 80036f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	0018      	movs	r0, r3
 80036fe:	f000 f829 	bl	8003754 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2239      	movs	r2, #57	; 0x39
 8003706:	2102      	movs	r1, #2
 8003708:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	3304      	adds	r3, #4
 8003712:	0019      	movs	r1, r3
 8003714:	0010      	movs	r0, r2
 8003716:	f000 fa17 	bl	8003b48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	223e      	movs	r2, #62	; 0x3e
 800371e:	2101      	movs	r1, #1
 8003720:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	223a      	movs	r2, #58	; 0x3a
 8003726:	2101      	movs	r1, #1
 8003728:	5499      	strb	r1, [r3, r2]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	223b      	movs	r2, #59	; 0x3b
 800372e:	2101      	movs	r1, #1
 8003730:	5499      	strb	r1, [r3, r2]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	223c      	movs	r2, #60	; 0x3c
 8003736:	2101      	movs	r1, #1
 8003738:	5499      	strb	r1, [r3, r2]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	223d      	movs	r2, #61	; 0x3d
 800373e:	2101      	movs	r1, #1
 8003740:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2239      	movs	r2, #57	; 0x39
 8003746:	2101      	movs	r1, #1
 8003748:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	0018      	movs	r0, r3
 800374e:	46bd      	mov	sp, r7
 8003750:	b002      	add	sp, #8
 8003752:	bd80      	pop	{r7, pc}

08003754 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800375c:	46c0      	nop			; (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	b002      	add	sp, #8
 8003762:	bd80      	pop	{r7, pc}

08003764 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	2317      	movs	r3, #23
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2238      	movs	r2, #56	; 0x38
 800377c:	5c9b      	ldrb	r3, [r3, r2]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d101      	bne.n	8003786 <HAL_TIM_OC_ConfigChannel+0x22>
 8003782:	2302      	movs	r3, #2
 8003784:	e042      	b.n	800380c <HAL_TIM_OC_ConfigChannel+0xa8>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2238      	movs	r2, #56	; 0x38
 800378a:	2101      	movs	r1, #1
 800378c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b0c      	cmp	r3, #12
 8003792:	d027      	beq.n	80037e4 <HAL_TIM_OC_ConfigChannel+0x80>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b0c      	cmp	r3, #12
 8003798:	d82c      	bhi.n	80037f4 <HAL_TIM_OC_ConfigChannel+0x90>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d019      	beq.n	80037d4 <HAL_TIM_OC_ConfigChannel+0x70>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b08      	cmp	r3, #8
 80037a4:	d826      	bhi.n	80037f4 <HAL_TIM_OC_ConfigChannel+0x90>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d003      	beq.n	80037b4 <HAL_TIM_OC_ConfigChannel+0x50>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d008      	beq.n	80037c4 <HAL_TIM_OC_ConfigChannel+0x60>
 80037b2:	e01f      	b.n	80037f4 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	0011      	movs	r1, r2
 80037bc:	0018      	movs	r0, r3
 80037be:	f000 fa17 	bl	8003bf0 <TIM_OC1_SetConfig>
      break;
 80037c2:	e01c      	b.n	80037fe <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	0011      	movs	r1, r2
 80037cc:	0018      	movs	r0, r3
 80037ce:	f000 fa4b 	bl	8003c68 <TIM_OC2_SetConfig>
      break;
 80037d2:	e014      	b.n	80037fe <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68ba      	ldr	r2, [r7, #8]
 80037da:	0011      	movs	r1, r2
 80037dc:	0018      	movs	r0, r3
 80037de:	f000 fa85 	bl	8003cec <TIM_OC3_SetConfig>
      break;
 80037e2:	e00c      	b.n	80037fe <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	0011      	movs	r1, r2
 80037ec:	0018      	movs	r0, r3
 80037ee:	f000 fabd 	bl	8003d6c <TIM_OC4_SetConfig>
      break;
 80037f2:	e004      	b.n	80037fe <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 80037f4:	2317      	movs	r3, #23
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	2201      	movs	r2, #1
 80037fa:	701a      	strb	r2, [r3, #0]
      break;
 80037fc:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2238      	movs	r2, #56	; 0x38
 8003802:	2100      	movs	r1, #0
 8003804:	5499      	strb	r1, [r3, r2]

  return status;
 8003806:	2317      	movs	r3, #23
 8003808:	18fb      	adds	r3, r7, r3
 800380a:	781b      	ldrb	r3, [r3, #0]
}
 800380c:	0018      	movs	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	b006      	add	sp, #24
 8003812:	bd80      	pop	{r7, pc}

08003814 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003820:	2317      	movs	r3, #23
 8003822:	18fb      	adds	r3, r7, r3
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2238      	movs	r2, #56	; 0x38
 800382c:	5c9b      	ldrb	r3, [r3, r2]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d101      	bne.n	8003836 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003832:	2302      	movs	r3, #2
 8003834:	e0ad      	b.n	8003992 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2238      	movs	r2, #56	; 0x38
 800383a:	2101      	movs	r1, #1
 800383c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b0c      	cmp	r3, #12
 8003842:	d100      	bne.n	8003846 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003844:	e076      	b.n	8003934 <HAL_TIM_PWM_ConfigChannel+0x120>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b0c      	cmp	r3, #12
 800384a:	d900      	bls.n	800384e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800384c:	e095      	b.n	800397a <HAL_TIM_PWM_ConfigChannel+0x166>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2b08      	cmp	r3, #8
 8003852:	d04e      	beq.n	80038f2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b08      	cmp	r3, #8
 8003858:	d900      	bls.n	800385c <HAL_TIM_PWM_ConfigChannel+0x48>
 800385a:	e08e      	b.n	800397a <HAL_TIM_PWM_ConfigChannel+0x166>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <HAL_TIM_PWM_ConfigChannel+0x56>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b04      	cmp	r3, #4
 8003866:	d021      	beq.n	80038ac <HAL_TIM_PWM_ConfigChannel+0x98>
 8003868:	e087      	b.n	800397a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	0011      	movs	r1, r2
 8003872:	0018      	movs	r0, r3
 8003874:	f000 f9bc 	bl	8003bf0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	699a      	ldr	r2, [r3, #24]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2108      	movs	r1, #8
 8003884:	430a      	orrs	r2, r1
 8003886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699a      	ldr	r2, [r3, #24]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2104      	movs	r1, #4
 8003894:	438a      	bics	r2, r1
 8003896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6999      	ldr	r1, [r3, #24]
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	619a      	str	r2, [r3, #24]
      break;
 80038aa:	e06b      	b.n	8003984 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	0011      	movs	r1, r2
 80038b4:	0018      	movs	r0, r3
 80038b6:	f000 f9d7 	bl	8003c68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	699a      	ldr	r2, [r3, #24]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2180      	movs	r1, #128	; 0x80
 80038c6:	0109      	lsls	r1, r1, #4
 80038c8:	430a      	orrs	r2, r1
 80038ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	699a      	ldr	r2, [r3, #24]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4931      	ldr	r1, [pc, #196]	; (800399c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80038d8:	400a      	ands	r2, r1
 80038da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6999      	ldr	r1, [r3, #24]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	021a      	lsls	r2, r3, #8
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	619a      	str	r2, [r3, #24]
      break;
 80038f0:	e048      	b.n	8003984 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68ba      	ldr	r2, [r7, #8]
 80038f8:	0011      	movs	r1, r2
 80038fa:	0018      	movs	r0, r3
 80038fc:	f000 f9f6 	bl	8003cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69da      	ldr	r2, [r3, #28]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2108      	movs	r1, #8
 800390c:	430a      	orrs	r2, r1
 800390e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	69da      	ldr	r2, [r3, #28]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2104      	movs	r1, #4
 800391c:	438a      	bics	r2, r1
 800391e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69d9      	ldr	r1, [r3, #28]
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	61da      	str	r2, [r3, #28]
      break;
 8003932:	e027      	b.n	8003984 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	0011      	movs	r1, r2
 800393c:	0018      	movs	r0, r3
 800393e:	f000 fa15 	bl	8003d6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	69da      	ldr	r2, [r3, #28]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2180      	movs	r1, #128	; 0x80
 800394e:	0109      	lsls	r1, r1, #4
 8003950:	430a      	orrs	r2, r1
 8003952:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	69da      	ldr	r2, [r3, #28]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	490f      	ldr	r1, [pc, #60]	; (800399c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003960:	400a      	ands	r2, r1
 8003962:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	69d9      	ldr	r1, [r3, #28]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	021a      	lsls	r2, r3, #8
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	61da      	str	r2, [r3, #28]
      break;
 8003978:	e004      	b.n	8003984 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800397a:	2317      	movs	r3, #23
 800397c:	18fb      	adds	r3, r7, r3
 800397e:	2201      	movs	r2, #1
 8003980:	701a      	strb	r2, [r3, #0]
      break;
 8003982:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2238      	movs	r2, #56	; 0x38
 8003988:	2100      	movs	r1, #0
 800398a:	5499      	strb	r1, [r3, r2]

  return status;
 800398c:	2317      	movs	r3, #23
 800398e:	18fb      	adds	r3, r7, r3
 8003990:	781b      	ldrb	r3, [r3, #0]
}
 8003992:	0018      	movs	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	b006      	add	sp, #24
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	fffffbff 	.word	0xfffffbff

080039a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039aa:	230f      	movs	r3, #15
 80039ac:	18fb      	adds	r3, r7, r3
 80039ae:	2200      	movs	r2, #0
 80039b0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2238      	movs	r2, #56	; 0x38
 80039b6:	5c9b      	ldrb	r3, [r3, r2]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_TIM_ConfigClockSource+0x20>
 80039bc:	2302      	movs	r3, #2
 80039be:	e0bc      	b.n	8003b3a <HAL_TIM_ConfigClockSource+0x19a>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2238      	movs	r2, #56	; 0x38
 80039c4:	2101      	movs	r1, #1
 80039c6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2239      	movs	r2, #57	; 0x39
 80039cc:	2102      	movs	r1, #2
 80039ce:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	2277      	movs	r2, #119	; 0x77
 80039dc:	4393      	bics	r3, r2
 80039de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	4a58      	ldr	r2, [pc, #352]	; (8003b44 <HAL_TIM_ConfigClockSource+0x1a4>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2280      	movs	r2, #128	; 0x80
 80039f6:	0192      	lsls	r2, r2, #6
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d040      	beq.n	8003a7e <HAL_TIM_ConfigClockSource+0xde>
 80039fc:	2280      	movs	r2, #128	; 0x80
 80039fe:	0192      	lsls	r2, r2, #6
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d900      	bls.n	8003a06 <HAL_TIM_ConfigClockSource+0x66>
 8003a04:	e088      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a06:	2280      	movs	r2, #128	; 0x80
 8003a08:	0152      	lsls	r2, r2, #5
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d100      	bne.n	8003a10 <HAL_TIM_ConfigClockSource+0x70>
 8003a0e:	e088      	b.n	8003b22 <HAL_TIM_ConfigClockSource+0x182>
 8003a10:	2280      	movs	r2, #128	; 0x80
 8003a12:	0152      	lsls	r2, r2, #5
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d900      	bls.n	8003a1a <HAL_TIM_ConfigClockSource+0x7a>
 8003a18:	e07e      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a1a:	2b70      	cmp	r3, #112	; 0x70
 8003a1c:	d018      	beq.n	8003a50 <HAL_TIM_ConfigClockSource+0xb0>
 8003a1e:	d900      	bls.n	8003a22 <HAL_TIM_ConfigClockSource+0x82>
 8003a20:	e07a      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a22:	2b60      	cmp	r3, #96	; 0x60
 8003a24:	d04f      	beq.n	8003ac6 <HAL_TIM_ConfigClockSource+0x126>
 8003a26:	d900      	bls.n	8003a2a <HAL_TIM_ConfigClockSource+0x8a>
 8003a28:	e076      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a2a:	2b50      	cmp	r3, #80	; 0x50
 8003a2c:	d03b      	beq.n	8003aa6 <HAL_TIM_ConfigClockSource+0x106>
 8003a2e:	d900      	bls.n	8003a32 <HAL_TIM_ConfigClockSource+0x92>
 8003a30:	e072      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a32:	2b40      	cmp	r3, #64	; 0x40
 8003a34:	d057      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0x146>
 8003a36:	d900      	bls.n	8003a3a <HAL_TIM_ConfigClockSource+0x9a>
 8003a38:	e06e      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a3a:	2b30      	cmp	r3, #48	; 0x30
 8003a3c:	d063      	beq.n	8003b06 <HAL_TIM_ConfigClockSource+0x166>
 8003a3e:	d86b      	bhi.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a40:	2b20      	cmp	r3, #32
 8003a42:	d060      	beq.n	8003b06 <HAL_TIM_ConfigClockSource+0x166>
 8003a44:	d868      	bhi.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d05d      	beq.n	8003b06 <HAL_TIM_ConfigClockSource+0x166>
 8003a4a:	2b10      	cmp	r3, #16
 8003a4c:	d05b      	beq.n	8003b06 <HAL_TIM_ConfigClockSource+0x166>
 8003a4e:	e063      	b.n	8003b18 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6818      	ldr	r0, [r3, #0]
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	6899      	ldr	r1, [r3, #8]
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	f000 fa44 	bl	8003eec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2277      	movs	r2, #119	; 0x77
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	609a      	str	r2, [r3, #8]
      break;
 8003a7c:	e052      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	6899      	ldr	r1, [r3, #8]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685a      	ldr	r2, [r3, #4]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f000 fa2d 	bl	8003eec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2180      	movs	r1, #128	; 0x80
 8003a9e:	01c9      	lsls	r1, r1, #7
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	609a      	str	r2, [r3, #8]
      break;
 8003aa4:	e03e      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6818      	ldr	r0, [r3, #0]
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	6859      	ldr	r1, [r3, #4]
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	001a      	movs	r2, r3
 8003ab4:	f000 f9a0 	bl	8003df8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2150      	movs	r1, #80	; 0x50
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f000 f9fa 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 8003ac4:	e02e      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6818      	ldr	r0, [r3, #0]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	6859      	ldr	r1, [r3, #4]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	001a      	movs	r2, r3
 8003ad4:	f000 f9be 	bl	8003e54 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2160      	movs	r1, #96	; 0x60
 8003ade:	0018      	movs	r0, r3
 8003ae0:	f000 f9ea 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 8003ae4:	e01e      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	6859      	ldr	r1, [r3, #4]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	001a      	movs	r2, r3
 8003af4:	f000 f980 	bl	8003df8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2140      	movs	r1, #64	; 0x40
 8003afe:	0018      	movs	r0, r3
 8003b00:	f000 f9da 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 8003b04:	e00e      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	0019      	movs	r1, r3
 8003b10:	0010      	movs	r0, r2
 8003b12:	f000 f9d1 	bl	8003eb8 <TIM_ITRx_SetConfig>
      break;
 8003b16:	e005      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003b18:	230f      	movs	r3, #15
 8003b1a:	18fb      	adds	r3, r7, r3
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	701a      	strb	r2, [r3, #0]
      break;
 8003b20:	e000      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003b22:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2239      	movs	r2, #57	; 0x39
 8003b28:	2101      	movs	r1, #1
 8003b2a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2238      	movs	r2, #56	; 0x38
 8003b30:	2100      	movs	r1, #0
 8003b32:	5499      	strb	r1, [r3, r2]

  return status;
 8003b34:	230f      	movs	r3, #15
 8003b36:	18fb      	adds	r3, r7, r3
 8003b38:	781b      	ldrb	r3, [r3, #0]
}
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b004      	add	sp, #16
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	ffff00ff 	.word	0xffff00ff

08003b48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	2380      	movs	r3, #128	; 0x80
 8003b5c:	05db      	lsls	r3, r3, #23
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d007      	beq.n	8003b72 <TIM_Base_SetConfig+0x2a>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a1f      	ldr	r2, [pc, #124]	; (8003be4 <TIM_Base_SetConfig+0x9c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d003      	beq.n	8003b72 <TIM_Base_SetConfig+0x2a>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a1e      	ldr	r2, [pc, #120]	; (8003be8 <TIM_Base_SetConfig+0xa0>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d108      	bne.n	8003b84 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2270      	movs	r2, #112	; 0x70
 8003b76:	4393      	bics	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	2380      	movs	r3, #128	; 0x80
 8003b88:	05db      	lsls	r3, r3, #23
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d007      	beq.n	8003b9e <TIM_Base_SetConfig+0x56>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a14      	ldr	r2, [pc, #80]	; (8003be4 <TIM_Base_SetConfig+0x9c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d003      	beq.n	8003b9e <TIM_Base_SetConfig+0x56>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a13      	ldr	r2, [pc, #76]	; (8003be8 <TIM_Base_SetConfig+0xa0>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d108      	bne.n	8003bb0 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	4a12      	ldr	r2, [pc, #72]	; (8003bec <TIM_Base_SetConfig+0xa4>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2280      	movs	r2, #128	; 0x80
 8003bb4:	4393      	bics	r3, r2
 8003bb6:	001a      	movs	r2, r3
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	615a      	str	r2, [r3, #20]
}
 8003bdc:	46c0      	nop			; (mov r8, r8)
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b004      	add	sp, #16
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40010800 	.word	0x40010800
 8003be8:	40011400 	.word	0x40011400
 8003bec:	fffffcff 	.word	0xfffffcff

08003bf0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	4393      	bics	r3, r2
 8003c02:	001a      	movs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2270      	movs	r2, #112	; 0x70
 8003c1e:	4393      	bics	r3, r2
 8003c20:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2203      	movs	r2, #3
 8003c26:	4393      	bics	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	2202      	movs	r2, #2
 8003c38:	4393      	bics	r3, r2
 8003c3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	621a      	str	r2, [r3, #32]
}
 8003c60:	46c0      	nop			; (mov r8, r8)
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b006      	add	sp, #24
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	2210      	movs	r2, #16
 8003c78:	4393      	bics	r3, r2
 8003c7a:	001a      	movs	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	4a13      	ldr	r2, [pc, #76]	; (8003ce4 <TIM_OC2_SetConfig+0x7c>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4a12      	ldr	r2, [pc, #72]	; (8003ce8 <TIM_OC2_SetConfig+0x80>)
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	4393      	bics	r3, r2
 8003cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	697a      	ldr	r2, [r7, #20]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	621a      	str	r2, [r3, #32]
}
 8003cdc:	46c0      	nop			; (mov r8, r8)
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b006      	add	sp, #24
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	ffff8fff 	.word	0xffff8fff
 8003ce8:	fffffcff 	.word	0xfffffcff

08003cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	4a1a      	ldr	r2, [pc, #104]	; (8003d64 <TIM_OC3_SetConfig+0x78>)
 8003cfc:	401a      	ands	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2270      	movs	r2, #112	; 0x70
 8003d18:	4393      	bics	r3, r2
 8003d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2203      	movs	r2, #3
 8003d20:	4393      	bics	r3, r2
 8003d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	4a0d      	ldr	r2, [pc, #52]	; (8003d68 <TIM_OC3_SetConfig+0x7c>)
 8003d32:	4013      	ands	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	021b      	lsls	r3, r3, #8
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	621a      	str	r2, [r3, #32]
}
 8003d5c:	46c0      	nop			; (mov r8, r8)
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	b006      	add	sp, #24
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	fffffeff 	.word	0xfffffeff
 8003d68:	fffffdff 	.word	0xfffffdff

08003d6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	4a1b      	ldr	r2, [pc, #108]	; (8003de8 <TIM_OC4_SetConfig+0x7c>)
 8003d7c:	401a      	ands	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	4a15      	ldr	r2, [pc, #84]	; (8003dec <TIM_OC4_SetConfig+0x80>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4a14      	ldr	r2, [pc, #80]	; (8003df0 <TIM_OC4_SetConfig+0x84>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	021b      	lsls	r3, r3, #8
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	4a10      	ldr	r2, [pc, #64]	; (8003df4 <TIM_OC4_SetConfig+0x88>)
 8003db4:	4013      	ands	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	031b      	lsls	r3, r3, #12
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	697a      	ldr	r2, [r7, #20]
 8003ddc:	621a      	str	r2, [r3, #32]
}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b006      	add	sp, #24
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	ffffefff 	.word	0xffffefff
 8003dec:	ffff8fff 	.word	0xffff8fff
 8003df0:	fffffcff 	.word	0xfffffcff
 8003df4:	ffffdfff 	.word	0xffffdfff

08003df8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	4393      	bics	r3, r2
 8003e12:	001a      	movs	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	22f0      	movs	r2, #240	; 0xf0
 8003e22:	4393      	bics	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	220a      	movs	r2, #10
 8003e34:	4393      	bics	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	621a      	str	r2, [r3, #32]
}
 8003e4c:	46c0      	nop			; (mov r8, r8)
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b006      	add	sp, #24
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	2210      	movs	r2, #16
 8003e66:	4393      	bics	r3, r2
 8003e68:	001a      	movs	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	4a0d      	ldr	r2, [pc, #52]	; (8003eb4 <TIM_TI2_ConfigInputStage+0x60>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	031b      	lsls	r3, r3, #12
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	22a0      	movs	r2, #160	; 0xa0
 8003e90:	4393      	bics	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	46c0      	nop			; (mov r8, r8)
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b006      	add	sp, #24
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	46c0      	nop			; (mov r8, r8)
 8003eb4:	ffff0fff 	.word	0xffff0fff

08003eb8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2270      	movs	r2, #112	; 0x70
 8003ecc:	4393      	bics	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	2207      	movs	r2, #7
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	609a      	str	r2, [r3, #8]
}
 8003ee2:	46c0      	nop			; (mov r8, r8)
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	b004      	add	sp, #16
 8003ee8:	bd80      	pop	{r7, pc}
	...

08003eec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
 8003ef8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	4a09      	ldr	r2, [pc, #36]	; (8003f28 <TIM_ETR_SetConfig+0x3c>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	021a      	lsls	r2, r3, #8
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	609a      	str	r2, [r3, #8]
}
 8003f20:	46c0      	nop			; (mov r8, r8)
 8003f22:	46bd      	mov	sp, r7
 8003f24:	b006      	add	sp, #24
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	ffff00ff 	.word	0xffff00ff

08003f2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2238      	movs	r2, #56	; 0x38
 8003f3a:	5c9b      	ldrb	r3, [r3, r2]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e042      	b.n	8003fca <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2238      	movs	r2, #56	; 0x38
 8003f48:	2101      	movs	r1, #1
 8003f4a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2239      	movs	r2, #57	; 0x39
 8003f50:	2102      	movs	r1, #2
 8003f52:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2270      	movs	r2, #112	; 0x70
 8003f68:	4393      	bics	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	2380      	movs	r3, #128	; 0x80
 8003f84:	05db      	lsls	r3, r3, #23
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d009      	beq.n	8003f9e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a11      	ldr	r2, [pc, #68]	; (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d004      	beq.n	8003f9e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a0f      	ldr	r2, [pc, #60]	; (8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	2280      	movs	r2, #128	; 0x80
 8003fa2:	4393      	bics	r3, r2
 8003fa4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	68ba      	ldr	r2, [r7, #8]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2239      	movs	r2, #57	; 0x39
 8003fbc:	2101      	movs	r1, #1
 8003fbe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2238      	movs	r2, #56	; 0x38
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	0018      	movs	r0, r3
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	b004      	add	sp, #16
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	46c0      	nop			; (mov r8, r8)
 8003fd4:	40010800 	.word	0x40010800
 8003fd8:	40011400 	.word	0x40011400

08003fdc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003fe4:	4b09      	ldr	r3, [pc, #36]	; (800400c <USB_DisableGlobalInt+0x30>)
 8003fe6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2240      	movs	r2, #64	; 0x40
 8003fec:	5a9b      	ldrh	r3, [r3, r2]
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	b292      	uxth	r2, r2
 8003ff4:	43d2      	mvns	r2, r2
 8003ff6:	b292      	uxth	r2, r2
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	b299      	uxth	r1, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2240      	movs	r2, #64	; 0x40
 8004000:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	0018      	movs	r0, r3
 8004006:	46bd      	mov	sp, r7
 8004008:	b004      	add	sp, #16
 800400a:	bd80      	pop	{r7, pc}
 800400c:	0000bf80 	.word	0x0000bf80

08004010 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004010:	b084      	sub	sp, #16
 8004012:	b590      	push	{r4, r7, lr}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
 800401a:	2004      	movs	r0, #4
 800401c:	2410      	movs	r4, #16
 800401e:	1900      	adds	r0, r0, r4
 8004020:	2408      	movs	r4, #8
 8004022:	46a4      	mov	ip, r4
 8004024:	44bc      	add	ip, r7
 8004026:	4460      	add	r0, ip
 8004028:	6001      	str	r1, [r0, #0]
 800402a:	6042      	str	r2, [r0, #4]
 800402c:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2240      	movs	r2, #64	; 0x40
 8004032:	2101      	movs	r1, #1
 8004034:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2240      	movs	r2, #64	; 0x40
 800403a:	2100      	movs	r1, #0
 800403c:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2244      	movs	r2, #68	; 0x44
 8004042:	2100      	movs	r1, #0
 8004044:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2250      	movs	r2, #80	; 0x50
 800404a:	2100      	movs	r1, #0
 800404c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	0018      	movs	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	b003      	add	sp, #12
 8004056:	bc90      	pop	{r4, r7}
 8004058:	bc08      	pop	{r3}
 800405a:	b004      	add	sp, #16
 800405c:	4718      	bx	r3
	...

08004060 <__errno>:
 8004060:	4b01      	ldr	r3, [pc, #4]	; (8004068 <__errno+0x8>)
 8004062:	6818      	ldr	r0, [r3, #0]
 8004064:	4770      	bx	lr
 8004066:	46c0      	nop			; (mov r8, r8)
 8004068:	20000020 	.word	0x20000020

0800406c <__libc_init_array>:
 800406c:	b570      	push	{r4, r5, r6, lr}
 800406e:	2600      	movs	r6, #0
 8004070:	4d0c      	ldr	r5, [pc, #48]	; (80040a4 <__libc_init_array+0x38>)
 8004072:	4c0d      	ldr	r4, [pc, #52]	; (80040a8 <__libc_init_array+0x3c>)
 8004074:	1b64      	subs	r4, r4, r5
 8004076:	10a4      	asrs	r4, r4, #2
 8004078:	42a6      	cmp	r6, r4
 800407a:	d109      	bne.n	8004090 <__libc_init_array+0x24>
 800407c:	2600      	movs	r6, #0
 800407e:	f000 fc8b 	bl	8004998 <_init>
 8004082:	4d0a      	ldr	r5, [pc, #40]	; (80040ac <__libc_init_array+0x40>)
 8004084:	4c0a      	ldr	r4, [pc, #40]	; (80040b0 <__libc_init_array+0x44>)
 8004086:	1b64      	subs	r4, r4, r5
 8004088:	10a4      	asrs	r4, r4, #2
 800408a:	42a6      	cmp	r6, r4
 800408c:	d105      	bne.n	800409a <__libc_init_array+0x2e>
 800408e:	bd70      	pop	{r4, r5, r6, pc}
 8004090:	00b3      	lsls	r3, r6, #2
 8004092:	58eb      	ldr	r3, [r5, r3]
 8004094:	4798      	blx	r3
 8004096:	3601      	adds	r6, #1
 8004098:	e7ee      	b.n	8004078 <__libc_init_array+0xc>
 800409a:	00b3      	lsls	r3, r6, #2
 800409c:	58eb      	ldr	r3, [r5, r3]
 800409e:	4798      	blx	r3
 80040a0:	3601      	adds	r6, #1
 80040a2:	e7f2      	b.n	800408a <__libc_init_array+0x1e>
 80040a4:	08004a30 	.word	0x08004a30
 80040a8:	08004a30 	.word	0x08004a30
 80040ac:	08004a30 	.word	0x08004a30
 80040b0:	08004a34 	.word	0x08004a34

080040b4 <memset>:
 80040b4:	0003      	movs	r3, r0
 80040b6:	1882      	adds	r2, r0, r2
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d100      	bne.n	80040be <memset+0xa>
 80040bc:	4770      	bx	lr
 80040be:	7019      	strb	r1, [r3, #0]
 80040c0:	3301      	adds	r3, #1
 80040c2:	e7f9      	b.n	80040b8 <memset+0x4>

080040c4 <siprintf>:
 80040c4:	b40e      	push	{r1, r2, r3}
 80040c6:	b500      	push	{lr}
 80040c8:	490b      	ldr	r1, [pc, #44]	; (80040f8 <siprintf+0x34>)
 80040ca:	b09c      	sub	sp, #112	; 0x70
 80040cc:	ab1d      	add	r3, sp, #116	; 0x74
 80040ce:	9002      	str	r0, [sp, #8]
 80040d0:	9006      	str	r0, [sp, #24]
 80040d2:	9107      	str	r1, [sp, #28]
 80040d4:	9104      	str	r1, [sp, #16]
 80040d6:	4809      	ldr	r0, [pc, #36]	; (80040fc <siprintf+0x38>)
 80040d8:	4909      	ldr	r1, [pc, #36]	; (8004100 <siprintf+0x3c>)
 80040da:	cb04      	ldmia	r3!, {r2}
 80040dc:	9105      	str	r1, [sp, #20]
 80040de:	6800      	ldr	r0, [r0, #0]
 80040e0:	a902      	add	r1, sp, #8
 80040e2:	9301      	str	r3, [sp, #4]
 80040e4:	f000 f870 	bl	80041c8 <_svfiprintf_r>
 80040e8:	2300      	movs	r3, #0
 80040ea:	9a02      	ldr	r2, [sp, #8]
 80040ec:	7013      	strb	r3, [r2, #0]
 80040ee:	b01c      	add	sp, #112	; 0x70
 80040f0:	bc08      	pop	{r3}
 80040f2:	b003      	add	sp, #12
 80040f4:	4718      	bx	r3
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	7fffffff 	.word	0x7fffffff
 80040fc:	20000020 	.word	0x20000020
 8004100:	ffff0208 	.word	0xffff0208

08004104 <__ssputs_r>:
 8004104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004106:	688e      	ldr	r6, [r1, #8]
 8004108:	b085      	sub	sp, #20
 800410a:	0007      	movs	r7, r0
 800410c:	000c      	movs	r4, r1
 800410e:	9203      	str	r2, [sp, #12]
 8004110:	9301      	str	r3, [sp, #4]
 8004112:	429e      	cmp	r6, r3
 8004114:	d83c      	bhi.n	8004190 <__ssputs_r+0x8c>
 8004116:	2390      	movs	r3, #144	; 0x90
 8004118:	898a      	ldrh	r2, [r1, #12]
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	421a      	tst	r2, r3
 800411e:	d034      	beq.n	800418a <__ssputs_r+0x86>
 8004120:	6909      	ldr	r1, [r1, #16]
 8004122:	6823      	ldr	r3, [r4, #0]
 8004124:	6960      	ldr	r0, [r4, #20]
 8004126:	1a5b      	subs	r3, r3, r1
 8004128:	9302      	str	r3, [sp, #8]
 800412a:	2303      	movs	r3, #3
 800412c:	4343      	muls	r3, r0
 800412e:	0fdd      	lsrs	r5, r3, #31
 8004130:	18ed      	adds	r5, r5, r3
 8004132:	9b01      	ldr	r3, [sp, #4]
 8004134:	9802      	ldr	r0, [sp, #8]
 8004136:	3301      	adds	r3, #1
 8004138:	181b      	adds	r3, r3, r0
 800413a:	106d      	asrs	r5, r5, #1
 800413c:	42ab      	cmp	r3, r5
 800413e:	d900      	bls.n	8004142 <__ssputs_r+0x3e>
 8004140:	001d      	movs	r5, r3
 8004142:	0553      	lsls	r3, r2, #21
 8004144:	d532      	bpl.n	80041ac <__ssputs_r+0xa8>
 8004146:	0029      	movs	r1, r5
 8004148:	0038      	movs	r0, r7
 800414a:	f000 fb53 	bl	80047f4 <_malloc_r>
 800414e:	1e06      	subs	r6, r0, #0
 8004150:	d109      	bne.n	8004166 <__ssputs_r+0x62>
 8004152:	230c      	movs	r3, #12
 8004154:	603b      	str	r3, [r7, #0]
 8004156:	2340      	movs	r3, #64	; 0x40
 8004158:	2001      	movs	r0, #1
 800415a:	89a2      	ldrh	r2, [r4, #12]
 800415c:	4240      	negs	r0, r0
 800415e:	4313      	orrs	r3, r2
 8004160:	81a3      	strh	r3, [r4, #12]
 8004162:	b005      	add	sp, #20
 8004164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004166:	9a02      	ldr	r2, [sp, #8]
 8004168:	6921      	ldr	r1, [r4, #16]
 800416a:	f000 faba 	bl	80046e2 <memcpy>
 800416e:	89a3      	ldrh	r3, [r4, #12]
 8004170:	4a14      	ldr	r2, [pc, #80]	; (80041c4 <__ssputs_r+0xc0>)
 8004172:	401a      	ands	r2, r3
 8004174:	2380      	movs	r3, #128	; 0x80
 8004176:	4313      	orrs	r3, r2
 8004178:	81a3      	strh	r3, [r4, #12]
 800417a:	9b02      	ldr	r3, [sp, #8]
 800417c:	6126      	str	r6, [r4, #16]
 800417e:	18f6      	adds	r6, r6, r3
 8004180:	6026      	str	r6, [r4, #0]
 8004182:	6165      	str	r5, [r4, #20]
 8004184:	9e01      	ldr	r6, [sp, #4]
 8004186:	1aed      	subs	r5, r5, r3
 8004188:	60a5      	str	r5, [r4, #8]
 800418a:	9b01      	ldr	r3, [sp, #4]
 800418c:	429e      	cmp	r6, r3
 800418e:	d900      	bls.n	8004192 <__ssputs_r+0x8e>
 8004190:	9e01      	ldr	r6, [sp, #4]
 8004192:	0032      	movs	r2, r6
 8004194:	9903      	ldr	r1, [sp, #12]
 8004196:	6820      	ldr	r0, [r4, #0]
 8004198:	f000 faac 	bl	80046f4 <memmove>
 800419c:	68a3      	ldr	r3, [r4, #8]
 800419e:	2000      	movs	r0, #0
 80041a0:	1b9b      	subs	r3, r3, r6
 80041a2:	60a3      	str	r3, [r4, #8]
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	199e      	adds	r6, r3, r6
 80041a8:	6026      	str	r6, [r4, #0]
 80041aa:	e7da      	b.n	8004162 <__ssputs_r+0x5e>
 80041ac:	002a      	movs	r2, r5
 80041ae:	0038      	movs	r0, r7
 80041b0:	f000 fb96 	bl	80048e0 <_realloc_r>
 80041b4:	1e06      	subs	r6, r0, #0
 80041b6:	d1e0      	bne.n	800417a <__ssputs_r+0x76>
 80041b8:	0038      	movs	r0, r7
 80041ba:	6921      	ldr	r1, [r4, #16]
 80041bc:	f000 faae 	bl	800471c <_free_r>
 80041c0:	e7c7      	b.n	8004152 <__ssputs_r+0x4e>
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	fffffb7f 	.word	0xfffffb7f

080041c8 <_svfiprintf_r>:
 80041c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041ca:	b0a1      	sub	sp, #132	; 0x84
 80041cc:	9003      	str	r0, [sp, #12]
 80041ce:	001d      	movs	r5, r3
 80041d0:	898b      	ldrh	r3, [r1, #12]
 80041d2:	000f      	movs	r7, r1
 80041d4:	0016      	movs	r6, r2
 80041d6:	061b      	lsls	r3, r3, #24
 80041d8:	d511      	bpl.n	80041fe <_svfiprintf_r+0x36>
 80041da:	690b      	ldr	r3, [r1, #16]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10e      	bne.n	80041fe <_svfiprintf_r+0x36>
 80041e0:	2140      	movs	r1, #64	; 0x40
 80041e2:	f000 fb07 	bl	80047f4 <_malloc_r>
 80041e6:	6038      	str	r0, [r7, #0]
 80041e8:	6138      	str	r0, [r7, #16]
 80041ea:	2800      	cmp	r0, #0
 80041ec:	d105      	bne.n	80041fa <_svfiprintf_r+0x32>
 80041ee:	230c      	movs	r3, #12
 80041f0:	9a03      	ldr	r2, [sp, #12]
 80041f2:	3801      	subs	r0, #1
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	b021      	add	sp, #132	; 0x84
 80041f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041fa:	2340      	movs	r3, #64	; 0x40
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	2300      	movs	r3, #0
 8004200:	ac08      	add	r4, sp, #32
 8004202:	6163      	str	r3, [r4, #20]
 8004204:	3320      	adds	r3, #32
 8004206:	7663      	strb	r3, [r4, #25]
 8004208:	3310      	adds	r3, #16
 800420a:	76a3      	strb	r3, [r4, #26]
 800420c:	9507      	str	r5, [sp, #28]
 800420e:	0035      	movs	r5, r6
 8004210:	782b      	ldrb	r3, [r5, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <_svfiprintf_r+0x52>
 8004216:	2b25      	cmp	r3, #37	; 0x25
 8004218:	d147      	bne.n	80042aa <_svfiprintf_r+0xe2>
 800421a:	1bab      	subs	r3, r5, r6
 800421c:	9305      	str	r3, [sp, #20]
 800421e:	42b5      	cmp	r5, r6
 8004220:	d00c      	beq.n	800423c <_svfiprintf_r+0x74>
 8004222:	0032      	movs	r2, r6
 8004224:	0039      	movs	r1, r7
 8004226:	9803      	ldr	r0, [sp, #12]
 8004228:	f7ff ff6c 	bl	8004104 <__ssputs_r>
 800422c:	1c43      	adds	r3, r0, #1
 800422e:	d100      	bne.n	8004232 <_svfiprintf_r+0x6a>
 8004230:	e0ae      	b.n	8004390 <_svfiprintf_r+0x1c8>
 8004232:	6962      	ldr	r2, [r4, #20]
 8004234:	9b05      	ldr	r3, [sp, #20]
 8004236:	4694      	mov	ip, r2
 8004238:	4463      	add	r3, ip
 800423a:	6163      	str	r3, [r4, #20]
 800423c:	782b      	ldrb	r3, [r5, #0]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d100      	bne.n	8004244 <_svfiprintf_r+0x7c>
 8004242:	e0a5      	b.n	8004390 <_svfiprintf_r+0x1c8>
 8004244:	2201      	movs	r2, #1
 8004246:	2300      	movs	r3, #0
 8004248:	4252      	negs	r2, r2
 800424a:	6062      	str	r2, [r4, #4]
 800424c:	a904      	add	r1, sp, #16
 800424e:	3254      	adds	r2, #84	; 0x54
 8004250:	1852      	adds	r2, r2, r1
 8004252:	1c6e      	adds	r6, r5, #1
 8004254:	6023      	str	r3, [r4, #0]
 8004256:	60e3      	str	r3, [r4, #12]
 8004258:	60a3      	str	r3, [r4, #8]
 800425a:	7013      	strb	r3, [r2, #0]
 800425c:	65a3      	str	r3, [r4, #88]	; 0x58
 800425e:	2205      	movs	r2, #5
 8004260:	7831      	ldrb	r1, [r6, #0]
 8004262:	4854      	ldr	r0, [pc, #336]	; (80043b4 <_svfiprintf_r+0x1ec>)
 8004264:	f000 fa32 	bl	80046cc <memchr>
 8004268:	1c75      	adds	r5, r6, #1
 800426a:	2800      	cmp	r0, #0
 800426c:	d11f      	bne.n	80042ae <_svfiprintf_r+0xe6>
 800426e:	6822      	ldr	r2, [r4, #0]
 8004270:	06d3      	lsls	r3, r2, #27
 8004272:	d504      	bpl.n	800427e <_svfiprintf_r+0xb6>
 8004274:	2353      	movs	r3, #83	; 0x53
 8004276:	a904      	add	r1, sp, #16
 8004278:	185b      	adds	r3, r3, r1
 800427a:	2120      	movs	r1, #32
 800427c:	7019      	strb	r1, [r3, #0]
 800427e:	0713      	lsls	r3, r2, #28
 8004280:	d504      	bpl.n	800428c <_svfiprintf_r+0xc4>
 8004282:	2353      	movs	r3, #83	; 0x53
 8004284:	a904      	add	r1, sp, #16
 8004286:	185b      	adds	r3, r3, r1
 8004288:	212b      	movs	r1, #43	; 0x2b
 800428a:	7019      	strb	r1, [r3, #0]
 800428c:	7833      	ldrb	r3, [r6, #0]
 800428e:	2b2a      	cmp	r3, #42	; 0x2a
 8004290:	d016      	beq.n	80042c0 <_svfiprintf_r+0xf8>
 8004292:	0035      	movs	r5, r6
 8004294:	2100      	movs	r1, #0
 8004296:	200a      	movs	r0, #10
 8004298:	68e3      	ldr	r3, [r4, #12]
 800429a:	782a      	ldrb	r2, [r5, #0]
 800429c:	1c6e      	adds	r6, r5, #1
 800429e:	3a30      	subs	r2, #48	; 0x30
 80042a0:	2a09      	cmp	r2, #9
 80042a2:	d94e      	bls.n	8004342 <_svfiprintf_r+0x17a>
 80042a4:	2900      	cmp	r1, #0
 80042a6:	d111      	bne.n	80042cc <_svfiprintf_r+0x104>
 80042a8:	e017      	b.n	80042da <_svfiprintf_r+0x112>
 80042aa:	3501      	adds	r5, #1
 80042ac:	e7b0      	b.n	8004210 <_svfiprintf_r+0x48>
 80042ae:	4b41      	ldr	r3, [pc, #260]	; (80043b4 <_svfiprintf_r+0x1ec>)
 80042b0:	6822      	ldr	r2, [r4, #0]
 80042b2:	1ac0      	subs	r0, r0, r3
 80042b4:	2301      	movs	r3, #1
 80042b6:	4083      	lsls	r3, r0
 80042b8:	4313      	orrs	r3, r2
 80042ba:	002e      	movs	r6, r5
 80042bc:	6023      	str	r3, [r4, #0]
 80042be:	e7ce      	b.n	800425e <_svfiprintf_r+0x96>
 80042c0:	9b07      	ldr	r3, [sp, #28]
 80042c2:	1d19      	adds	r1, r3, #4
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	9107      	str	r1, [sp, #28]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	db01      	blt.n	80042d0 <_svfiprintf_r+0x108>
 80042cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80042ce:	e004      	b.n	80042da <_svfiprintf_r+0x112>
 80042d0:	425b      	negs	r3, r3
 80042d2:	60e3      	str	r3, [r4, #12]
 80042d4:	2302      	movs	r3, #2
 80042d6:	4313      	orrs	r3, r2
 80042d8:	6023      	str	r3, [r4, #0]
 80042da:	782b      	ldrb	r3, [r5, #0]
 80042dc:	2b2e      	cmp	r3, #46	; 0x2e
 80042de:	d10a      	bne.n	80042f6 <_svfiprintf_r+0x12e>
 80042e0:	786b      	ldrb	r3, [r5, #1]
 80042e2:	2b2a      	cmp	r3, #42	; 0x2a
 80042e4:	d135      	bne.n	8004352 <_svfiprintf_r+0x18a>
 80042e6:	9b07      	ldr	r3, [sp, #28]
 80042e8:	3502      	adds	r5, #2
 80042ea:	1d1a      	adds	r2, r3, #4
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	9207      	str	r2, [sp, #28]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	db2b      	blt.n	800434c <_svfiprintf_r+0x184>
 80042f4:	9309      	str	r3, [sp, #36]	; 0x24
 80042f6:	4e30      	ldr	r6, [pc, #192]	; (80043b8 <_svfiprintf_r+0x1f0>)
 80042f8:	2203      	movs	r2, #3
 80042fa:	0030      	movs	r0, r6
 80042fc:	7829      	ldrb	r1, [r5, #0]
 80042fe:	f000 f9e5 	bl	80046cc <memchr>
 8004302:	2800      	cmp	r0, #0
 8004304:	d006      	beq.n	8004314 <_svfiprintf_r+0x14c>
 8004306:	2340      	movs	r3, #64	; 0x40
 8004308:	1b80      	subs	r0, r0, r6
 800430a:	4083      	lsls	r3, r0
 800430c:	6822      	ldr	r2, [r4, #0]
 800430e:	3501      	adds	r5, #1
 8004310:	4313      	orrs	r3, r2
 8004312:	6023      	str	r3, [r4, #0]
 8004314:	7829      	ldrb	r1, [r5, #0]
 8004316:	2206      	movs	r2, #6
 8004318:	4828      	ldr	r0, [pc, #160]	; (80043bc <_svfiprintf_r+0x1f4>)
 800431a:	1c6e      	adds	r6, r5, #1
 800431c:	7621      	strb	r1, [r4, #24]
 800431e:	f000 f9d5 	bl	80046cc <memchr>
 8004322:	2800      	cmp	r0, #0
 8004324:	d03c      	beq.n	80043a0 <_svfiprintf_r+0x1d8>
 8004326:	4b26      	ldr	r3, [pc, #152]	; (80043c0 <_svfiprintf_r+0x1f8>)
 8004328:	2b00      	cmp	r3, #0
 800432a:	d125      	bne.n	8004378 <_svfiprintf_r+0x1b0>
 800432c:	2207      	movs	r2, #7
 800432e:	9b07      	ldr	r3, [sp, #28]
 8004330:	3307      	adds	r3, #7
 8004332:	4393      	bics	r3, r2
 8004334:	3308      	adds	r3, #8
 8004336:	9307      	str	r3, [sp, #28]
 8004338:	6963      	ldr	r3, [r4, #20]
 800433a:	9a04      	ldr	r2, [sp, #16]
 800433c:	189b      	adds	r3, r3, r2
 800433e:	6163      	str	r3, [r4, #20]
 8004340:	e765      	b.n	800420e <_svfiprintf_r+0x46>
 8004342:	4343      	muls	r3, r0
 8004344:	0035      	movs	r5, r6
 8004346:	2101      	movs	r1, #1
 8004348:	189b      	adds	r3, r3, r2
 800434a:	e7a6      	b.n	800429a <_svfiprintf_r+0xd2>
 800434c:	2301      	movs	r3, #1
 800434e:	425b      	negs	r3, r3
 8004350:	e7d0      	b.n	80042f4 <_svfiprintf_r+0x12c>
 8004352:	2300      	movs	r3, #0
 8004354:	200a      	movs	r0, #10
 8004356:	001a      	movs	r2, r3
 8004358:	3501      	adds	r5, #1
 800435a:	6063      	str	r3, [r4, #4]
 800435c:	7829      	ldrb	r1, [r5, #0]
 800435e:	1c6e      	adds	r6, r5, #1
 8004360:	3930      	subs	r1, #48	; 0x30
 8004362:	2909      	cmp	r1, #9
 8004364:	d903      	bls.n	800436e <_svfiprintf_r+0x1a6>
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0c5      	beq.n	80042f6 <_svfiprintf_r+0x12e>
 800436a:	9209      	str	r2, [sp, #36]	; 0x24
 800436c:	e7c3      	b.n	80042f6 <_svfiprintf_r+0x12e>
 800436e:	4342      	muls	r2, r0
 8004370:	0035      	movs	r5, r6
 8004372:	2301      	movs	r3, #1
 8004374:	1852      	adds	r2, r2, r1
 8004376:	e7f1      	b.n	800435c <_svfiprintf_r+0x194>
 8004378:	ab07      	add	r3, sp, #28
 800437a:	9300      	str	r3, [sp, #0]
 800437c:	003a      	movs	r2, r7
 800437e:	0021      	movs	r1, r4
 8004380:	4b10      	ldr	r3, [pc, #64]	; (80043c4 <_svfiprintf_r+0x1fc>)
 8004382:	9803      	ldr	r0, [sp, #12]
 8004384:	e000      	b.n	8004388 <_svfiprintf_r+0x1c0>
 8004386:	bf00      	nop
 8004388:	9004      	str	r0, [sp, #16]
 800438a:	9b04      	ldr	r3, [sp, #16]
 800438c:	3301      	adds	r3, #1
 800438e:	d1d3      	bne.n	8004338 <_svfiprintf_r+0x170>
 8004390:	89bb      	ldrh	r3, [r7, #12]
 8004392:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004394:	065b      	lsls	r3, r3, #25
 8004396:	d400      	bmi.n	800439a <_svfiprintf_r+0x1d2>
 8004398:	e72d      	b.n	80041f6 <_svfiprintf_r+0x2e>
 800439a:	2001      	movs	r0, #1
 800439c:	4240      	negs	r0, r0
 800439e:	e72a      	b.n	80041f6 <_svfiprintf_r+0x2e>
 80043a0:	ab07      	add	r3, sp, #28
 80043a2:	9300      	str	r3, [sp, #0]
 80043a4:	003a      	movs	r2, r7
 80043a6:	0021      	movs	r1, r4
 80043a8:	4b06      	ldr	r3, [pc, #24]	; (80043c4 <_svfiprintf_r+0x1fc>)
 80043aa:	9803      	ldr	r0, [sp, #12]
 80043ac:	f000 f87c 	bl	80044a8 <_printf_i>
 80043b0:	e7ea      	b.n	8004388 <_svfiprintf_r+0x1c0>
 80043b2:	46c0      	nop			; (mov r8, r8)
 80043b4:	080049f5 	.word	0x080049f5
 80043b8:	080049fb 	.word	0x080049fb
 80043bc:	080049ff 	.word	0x080049ff
 80043c0:	00000000 	.word	0x00000000
 80043c4:	08004105 	.word	0x08004105

080043c8 <_printf_common>:
 80043c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ca:	0015      	movs	r5, r2
 80043cc:	9301      	str	r3, [sp, #4]
 80043ce:	688a      	ldr	r2, [r1, #8]
 80043d0:	690b      	ldr	r3, [r1, #16]
 80043d2:	000c      	movs	r4, r1
 80043d4:	9000      	str	r0, [sp, #0]
 80043d6:	4293      	cmp	r3, r2
 80043d8:	da00      	bge.n	80043dc <_printf_common+0x14>
 80043da:	0013      	movs	r3, r2
 80043dc:	0022      	movs	r2, r4
 80043de:	602b      	str	r3, [r5, #0]
 80043e0:	3243      	adds	r2, #67	; 0x43
 80043e2:	7812      	ldrb	r2, [r2, #0]
 80043e4:	2a00      	cmp	r2, #0
 80043e6:	d001      	beq.n	80043ec <_printf_common+0x24>
 80043e8:	3301      	adds	r3, #1
 80043ea:	602b      	str	r3, [r5, #0]
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	069b      	lsls	r3, r3, #26
 80043f0:	d502      	bpl.n	80043f8 <_printf_common+0x30>
 80043f2:	682b      	ldr	r3, [r5, #0]
 80043f4:	3302      	adds	r3, #2
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	6822      	ldr	r2, [r4, #0]
 80043fa:	2306      	movs	r3, #6
 80043fc:	0017      	movs	r7, r2
 80043fe:	401f      	ands	r7, r3
 8004400:	421a      	tst	r2, r3
 8004402:	d027      	beq.n	8004454 <_printf_common+0x8c>
 8004404:	0023      	movs	r3, r4
 8004406:	3343      	adds	r3, #67	; 0x43
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	1e5a      	subs	r2, r3, #1
 800440c:	4193      	sbcs	r3, r2
 800440e:	6822      	ldr	r2, [r4, #0]
 8004410:	0692      	lsls	r2, r2, #26
 8004412:	d430      	bmi.n	8004476 <_printf_common+0xae>
 8004414:	0022      	movs	r2, r4
 8004416:	9901      	ldr	r1, [sp, #4]
 8004418:	9800      	ldr	r0, [sp, #0]
 800441a:	9e08      	ldr	r6, [sp, #32]
 800441c:	3243      	adds	r2, #67	; 0x43
 800441e:	47b0      	blx	r6
 8004420:	1c43      	adds	r3, r0, #1
 8004422:	d025      	beq.n	8004470 <_printf_common+0xa8>
 8004424:	2306      	movs	r3, #6
 8004426:	6820      	ldr	r0, [r4, #0]
 8004428:	682a      	ldr	r2, [r5, #0]
 800442a:	68e1      	ldr	r1, [r4, #12]
 800442c:	2500      	movs	r5, #0
 800442e:	4003      	ands	r3, r0
 8004430:	2b04      	cmp	r3, #4
 8004432:	d103      	bne.n	800443c <_printf_common+0x74>
 8004434:	1a8d      	subs	r5, r1, r2
 8004436:	43eb      	mvns	r3, r5
 8004438:	17db      	asrs	r3, r3, #31
 800443a:	401d      	ands	r5, r3
 800443c:	68a3      	ldr	r3, [r4, #8]
 800443e:	6922      	ldr	r2, [r4, #16]
 8004440:	4293      	cmp	r3, r2
 8004442:	dd01      	ble.n	8004448 <_printf_common+0x80>
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	18ed      	adds	r5, r5, r3
 8004448:	2700      	movs	r7, #0
 800444a:	42bd      	cmp	r5, r7
 800444c:	d120      	bne.n	8004490 <_printf_common+0xc8>
 800444e:	2000      	movs	r0, #0
 8004450:	e010      	b.n	8004474 <_printf_common+0xac>
 8004452:	3701      	adds	r7, #1
 8004454:	68e3      	ldr	r3, [r4, #12]
 8004456:	682a      	ldr	r2, [r5, #0]
 8004458:	1a9b      	subs	r3, r3, r2
 800445a:	42bb      	cmp	r3, r7
 800445c:	ddd2      	ble.n	8004404 <_printf_common+0x3c>
 800445e:	0022      	movs	r2, r4
 8004460:	2301      	movs	r3, #1
 8004462:	9901      	ldr	r1, [sp, #4]
 8004464:	9800      	ldr	r0, [sp, #0]
 8004466:	9e08      	ldr	r6, [sp, #32]
 8004468:	3219      	adds	r2, #25
 800446a:	47b0      	blx	r6
 800446c:	1c43      	adds	r3, r0, #1
 800446e:	d1f0      	bne.n	8004452 <_printf_common+0x8a>
 8004470:	2001      	movs	r0, #1
 8004472:	4240      	negs	r0, r0
 8004474:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004476:	2030      	movs	r0, #48	; 0x30
 8004478:	18e1      	adds	r1, r4, r3
 800447a:	3143      	adds	r1, #67	; 0x43
 800447c:	7008      	strb	r0, [r1, #0]
 800447e:	0021      	movs	r1, r4
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	3145      	adds	r1, #69	; 0x45
 8004484:	7809      	ldrb	r1, [r1, #0]
 8004486:	18a2      	adds	r2, r4, r2
 8004488:	3243      	adds	r2, #67	; 0x43
 800448a:	3302      	adds	r3, #2
 800448c:	7011      	strb	r1, [r2, #0]
 800448e:	e7c1      	b.n	8004414 <_printf_common+0x4c>
 8004490:	0022      	movs	r2, r4
 8004492:	2301      	movs	r3, #1
 8004494:	9901      	ldr	r1, [sp, #4]
 8004496:	9800      	ldr	r0, [sp, #0]
 8004498:	9e08      	ldr	r6, [sp, #32]
 800449a:	321a      	adds	r2, #26
 800449c:	47b0      	blx	r6
 800449e:	1c43      	adds	r3, r0, #1
 80044a0:	d0e6      	beq.n	8004470 <_printf_common+0xa8>
 80044a2:	3701      	adds	r7, #1
 80044a4:	e7d1      	b.n	800444a <_printf_common+0x82>
	...

080044a8 <_printf_i>:
 80044a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044aa:	b08b      	sub	sp, #44	; 0x2c
 80044ac:	9206      	str	r2, [sp, #24]
 80044ae:	000a      	movs	r2, r1
 80044b0:	3243      	adds	r2, #67	; 0x43
 80044b2:	9307      	str	r3, [sp, #28]
 80044b4:	9005      	str	r0, [sp, #20]
 80044b6:	9204      	str	r2, [sp, #16]
 80044b8:	7e0a      	ldrb	r2, [r1, #24]
 80044ba:	000c      	movs	r4, r1
 80044bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80044be:	2a78      	cmp	r2, #120	; 0x78
 80044c0:	d807      	bhi.n	80044d2 <_printf_i+0x2a>
 80044c2:	2a62      	cmp	r2, #98	; 0x62
 80044c4:	d809      	bhi.n	80044da <_printf_i+0x32>
 80044c6:	2a00      	cmp	r2, #0
 80044c8:	d100      	bne.n	80044cc <_printf_i+0x24>
 80044ca:	e0c1      	b.n	8004650 <_printf_i+0x1a8>
 80044cc:	2a58      	cmp	r2, #88	; 0x58
 80044ce:	d100      	bne.n	80044d2 <_printf_i+0x2a>
 80044d0:	e08c      	b.n	80045ec <_printf_i+0x144>
 80044d2:	0026      	movs	r6, r4
 80044d4:	3642      	adds	r6, #66	; 0x42
 80044d6:	7032      	strb	r2, [r6, #0]
 80044d8:	e022      	b.n	8004520 <_printf_i+0x78>
 80044da:	0010      	movs	r0, r2
 80044dc:	3863      	subs	r0, #99	; 0x63
 80044de:	2815      	cmp	r0, #21
 80044e0:	d8f7      	bhi.n	80044d2 <_printf_i+0x2a>
 80044e2:	f7fb fe11 	bl	8000108 <__gnu_thumb1_case_shi>
 80044e6:	0016      	.short	0x0016
 80044e8:	fff6001f 	.word	0xfff6001f
 80044ec:	fff6fff6 	.word	0xfff6fff6
 80044f0:	001ffff6 	.word	0x001ffff6
 80044f4:	fff6fff6 	.word	0xfff6fff6
 80044f8:	fff6fff6 	.word	0xfff6fff6
 80044fc:	003600a8 	.word	0x003600a8
 8004500:	fff6009a 	.word	0xfff6009a
 8004504:	00b9fff6 	.word	0x00b9fff6
 8004508:	0036fff6 	.word	0x0036fff6
 800450c:	fff6fff6 	.word	0xfff6fff6
 8004510:	009e      	.short	0x009e
 8004512:	0026      	movs	r6, r4
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	3642      	adds	r6, #66	; 0x42
 8004518:	1d11      	adds	r1, r2, #4
 800451a:	6019      	str	r1, [r3, #0]
 800451c:	6813      	ldr	r3, [r2, #0]
 800451e:	7033      	strb	r3, [r6, #0]
 8004520:	2301      	movs	r3, #1
 8004522:	e0a7      	b.n	8004674 <_printf_i+0x1cc>
 8004524:	6808      	ldr	r0, [r1, #0]
 8004526:	6819      	ldr	r1, [r3, #0]
 8004528:	1d0a      	adds	r2, r1, #4
 800452a:	0605      	lsls	r5, r0, #24
 800452c:	d50b      	bpl.n	8004546 <_printf_i+0x9e>
 800452e:	680d      	ldr	r5, [r1, #0]
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	2d00      	cmp	r5, #0
 8004534:	da03      	bge.n	800453e <_printf_i+0x96>
 8004536:	232d      	movs	r3, #45	; 0x2d
 8004538:	9a04      	ldr	r2, [sp, #16]
 800453a:	426d      	negs	r5, r5
 800453c:	7013      	strb	r3, [r2, #0]
 800453e:	4b61      	ldr	r3, [pc, #388]	; (80046c4 <_printf_i+0x21c>)
 8004540:	270a      	movs	r7, #10
 8004542:	9303      	str	r3, [sp, #12]
 8004544:	e01b      	b.n	800457e <_printf_i+0xd6>
 8004546:	680d      	ldr	r5, [r1, #0]
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	0641      	lsls	r1, r0, #25
 800454c:	d5f1      	bpl.n	8004532 <_printf_i+0x8a>
 800454e:	b22d      	sxth	r5, r5
 8004550:	e7ef      	b.n	8004532 <_printf_i+0x8a>
 8004552:	680d      	ldr	r5, [r1, #0]
 8004554:	6819      	ldr	r1, [r3, #0]
 8004556:	1d08      	adds	r0, r1, #4
 8004558:	6018      	str	r0, [r3, #0]
 800455a:	062e      	lsls	r6, r5, #24
 800455c:	d501      	bpl.n	8004562 <_printf_i+0xba>
 800455e:	680d      	ldr	r5, [r1, #0]
 8004560:	e003      	b.n	800456a <_printf_i+0xc2>
 8004562:	066d      	lsls	r5, r5, #25
 8004564:	d5fb      	bpl.n	800455e <_printf_i+0xb6>
 8004566:	680d      	ldr	r5, [r1, #0]
 8004568:	b2ad      	uxth	r5, r5
 800456a:	4b56      	ldr	r3, [pc, #344]	; (80046c4 <_printf_i+0x21c>)
 800456c:	2708      	movs	r7, #8
 800456e:	9303      	str	r3, [sp, #12]
 8004570:	2a6f      	cmp	r2, #111	; 0x6f
 8004572:	d000      	beq.n	8004576 <_printf_i+0xce>
 8004574:	3702      	adds	r7, #2
 8004576:	0023      	movs	r3, r4
 8004578:	2200      	movs	r2, #0
 800457a:	3343      	adds	r3, #67	; 0x43
 800457c:	701a      	strb	r2, [r3, #0]
 800457e:	6863      	ldr	r3, [r4, #4]
 8004580:	60a3      	str	r3, [r4, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	db03      	blt.n	800458e <_printf_i+0xe6>
 8004586:	2204      	movs	r2, #4
 8004588:	6821      	ldr	r1, [r4, #0]
 800458a:	4391      	bics	r1, r2
 800458c:	6021      	str	r1, [r4, #0]
 800458e:	2d00      	cmp	r5, #0
 8004590:	d102      	bne.n	8004598 <_printf_i+0xf0>
 8004592:	9e04      	ldr	r6, [sp, #16]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00c      	beq.n	80045b2 <_printf_i+0x10a>
 8004598:	9e04      	ldr	r6, [sp, #16]
 800459a:	0028      	movs	r0, r5
 800459c:	0039      	movs	r1, r7
 800459e:	f7fb fe43 	bl	8000228 <__aeabi_uidivmod>
 80045a2:	9b03      	ldr	r3, [sp, #12]
 80045a4:	3e01      	subs	r6, #1
 80045a6:	5c5b      	ldrb	r3, [r3, r1]
 80045a8:	7033      	strb	r3, [r6, #0]
 80045aa:	002b      	movs	r3, r5
 80045ac:	0005      	movs	r5, r0
 80045ae:	429f      	cmp	r7, r3
 80045b0:	d9f3      	bls.n	800459a <_printf_i+0xf2>
 80045b2:	2f08      	cmp	r7, #8
 80045b4:	d109      	bne.n	80045ca <_printf_i+0x122>
 80045b6:	6823      	ldr	r3, [r4, #0]
 80045b8:	07db      	lsls	r3, r3, #31
 80045ba:	d506      	bpl.n	80045ca <_printf_i+0x122>
 80045bc:	6863      	ldr	r3, [r4, #4]
 80045be:	6922      	ldr	r2, [r4, #16]
 80045c0:	4293      	cmp	r3, r2
 80045c2:	dc02      	bgt.n	80045ca <_printf_i+0x122>
 80045c4:	2330      	movs	r3, #48	; 0x30
 80045c6:	3e01      	subs	r6, #1
 80045c8:	7033      	strb	r3, [r6, #0]
 80045ca:	9b04      	ldr	r3, [sp, #16]
 80045cc:	1b9b      	subs	r3, r3, r6
 80045ce:	6123      	str	r3, [r4, #16]
 80045d0:	9b07      	ldr	r3, [sp, #28]
 80045d2:	0021      	movs	r1, r4
 80045d4:	9300      	str	r3, [sp, #0]
 80045d6:	9805      	ldr	r0, [sp, #20]
 80045d8:	9b06      	ldr	r3, [sp, #24]
 80045da:	aa09      	add	r2, sp, #36	; 0x24
 80045dc:	f7ff fef4 	bl	80043c8 <_printf_common>
 80045e0:	1c43      	adds	r3, r0, #1
 80045e2:	d14c      	bne.n	800467e <_printf_i+0x1d6>
 80045e4:	2001      	movs	r0, #1
 80045e6:	4240      	negs	r0, r0
 80045e8:	b00b      	add	sp, #44	; 0x2c
 80045ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045ec:	3145      	adds	r1, #69	; 0x45
 80045ee:	700a      	strb	r2, [r1, #0]
 80045f0:	4a34      	ldr	r2, [pc, #208]	; (80046c4 <_printf_i+0x21c>)
 80045f2:	9203      	str	r2, [sp, #12]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	6821      	ldr	r1, [r4, #0]
 80045f8:	ca20      	ldmia	r2!, {r5}
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	0608      	lsls	r0, r1, #24
 80045fe:	d516      	bpl.n	800462e <_printf_i+0x186>
 8004600:	07cb      	lsls	r3, r1, #31
 8004602:	d502      	bpl.n	800460a <_printf_i+0x162>
 8004604:	2320      	movs	r3, #32
 8004606:	4319      	orrs	r1, r3
 8004608:	6021      	str	r1, [r4, #0]
 800460a:	2710      	movs	r7, #16
 800460c:	2d00      	cmp	r5, #0
 800460e:	d1b2      	bne.n	8004576 <_printf_i+0xce>
 8004610:	2320      	movs	r3, #32
 8004612:	6822      	ldr	r2, [r4, #0]
 8004614:	439a      	bics	r2, r3
 8004616:	6022      	str	r2, [r4, #0]
 8004618:	e7ad      	b.n	8004576 <_printf_i+0xce>
 800461a:	2220      	movs	r2, #32
 800461c:	6809      	ldr	r1, [r1, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	6022      	str	r2, [r4, #0]
 8004622:	0022      	movs	r2, r4
 8004624:	2178      	movs	r1, #120	; 0x78
 8004626:	3245      	adds	r2, #69	; 0x45
 8004628:	7011      	strb	r1, [r2, #0]
 800462a:	4a27      	ldr	r2, [pc, #156]	; (80046c8 <_printf_i+0x220>)
 800462c:	e7e1      	b.n	80045f2 <_printf_i+0x14a>
 800462e:	0648      	lsls	r0, r1, #25
 8004630:	d5e6      	bpl.n	8004600 <_printf_i+0x158>
 8004632:	b2ad      	uxth	r5, r5
 8004634:	e7e4      	b.n	8004600 <_printf_i+0x158>
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	680d      	ldr	r5, [r1, #0]
 800463a:	1d10      	adds	r0, r2, #4
 800463c:	6949      	ldr	r1, [r1, #20]
 800463e:	6018      	str	r0, [r3, #0]
 8004640:	6813      	ldr	r3, [r2, #0]
 8004642:	062e      	lsls	r6, r5, #24
 8004644:	d501      	bpl.n	800464a <_printf_i+0x1a2>
 8004646:	6019      	str	r1, [r3, #0]
 8004648:	e002      	b.n	8004650 <_printf_i+0x1a8>
 800464a:	066d      	lsls	r5, r5, #25
 800464c:	d5fb      	bpl.n	8004646 <_printf_i+0x19e>
 800464e:	8019      	strh	r1, [r3, #0]
 8004650:	2300      	movs	r3, #0
 8004652:	9e04      	ldr	r6, [sp, #16]
 8004654:	6123      	str	r3, [r4, #16]
 8004656:	e7bb      	b.n	80045d0 <_printf_i+0x128>
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	1d11      	adds	r1, r2, #4
 800465c:	6019      	str	r1, [r3, #0]
 800465e:	6816      	ldr	r6, [r2, #0]
 8004660:	2100      	movs	r1, #0
 8004662:	0030      	movs	r0, r6
 8004664:	6862      	ldr	r2, [r4, #4]
 8004666:	f000 f831 	bl	80046cc <memchr>
 800466a:	2800      	cmp	r0, #0
 800466c:	d001      	beq.n	8004672 <_printf_i+0x1ca>
 800466e:	1b80      	subs	r0, r0, r6
 8004670:	6060      	str	r0, [r4, #4]
 8004672:	6863      	ldr	r3, [r4, #4]
 8004674:	6123      	str	r3, [r4, #16]
 8004676:	2300      	movs	r3, #0
 8004678:	9a04      	ldr	r2, [sp, #16]
 800467a:	7013      	strb	r3, [r2, #0]
 800467c:	e7a8      	b.n	80045d0 <_printf_i+0x128>
 800467e:	6923      	ldr	r3, [r4, #16]
 8004680:	0032      	movs	r2, r6
 8004682:	9906      	ldr	r1, [sp, #24]
 8004684:	9805      	ldr	r0, [sp, #20]
 8004686:	9d07      	ldr	r5, [sp, #28]
 8004688:	47a8      	blx	r5
 800468a:	1c43      	adds	r3, r0, #1
 800468c:	d0aa      	beq.n	80045e4 <_printf_i+0x13c>
 800468e:	6823      	ldr	r3, [r4, #0]
 8004690:	079b      	lsls	r3, r3, #30
 8004692:	d415      	bmi.n	80046c0 <_printf_i+0x218>
 8004694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004696:	68e0      	ldr	r0, [r4, #12]
 8004698:	4298      	cmp	r0, r3
 800469a:	daa5      	bge.n	80045e8 <_printf_i+0x140>
 800469c:	0018      	movs	r0, r3
 800469e:	e7a3      	b.n	80045e8 <_printf_i+0x140>
 80046a0:	0022      	movs	r2, r4
 80046a2:	2301      	movs	r3, #1
 80046a4:	9906      	ldr	r1, [sp, #24]
 80046a6:	9805      	ldr	r0, [sp, #20]
 80046a8:	9e07      	ldr	r6, [sp, #28]
 80046aa:	3219      	adds	r2, #25
 80046ac:	47b0      	blx	r6
 80046ae:	1c43      	adds	r3, r0, #1
 80046b0:	d098      	beq.n	80045e4 <_printf_i+0x13c>
 80046b2:	3501      	adds	r5, #1
 80046b4:	68e3      	ldr	r3, [r4, #12]
 80046b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80046b8:	1a9b      	subs	r3, r3, r2
 80046ba:	42ab      	cmp	r3, r5
 80046bc:	dcf0      	bgt.n	80046a0 <_printf_i+0x1f8>
 80046be:	e7e9      	b.n	8004694 <_printf_i+0x1ec>
 80046c0:	2500      	movs	r5, #0
 80046c2:	e7f7      	b.n	80046b4 <_printf_i+0x20c>
 80046c4:	08004a06 	.word	0x08004a06
 80046c8:	08004a17 	.word	0x08004a17

080046cc <memchr>:
 80046cc:	b2c9      	uxtb	r1, r1
 80046ce:	1882      	adds	r2, r0, r2
 80046d0:	4290      	cmp	r0, r2
 80046d2:	d101      	bne.n	80046d8 <memchr+0xc>
 80046d4:	2000      	movs	r0, #0
 80046d6:	4770      	bx	lr
 80046d8:	7803      	ldrb	r3, [r0, #0]
 80046da:	428b      	cmp	r3, r1
 80046dc:	d0fb      	beq.n	80046d6 <memchr+0xa>
 80046de:	3001      	adds	r0, #1
 80046e0:	e7f6      	b.n	80046d0 <memchr+0x4>

080046e2 <memcpy>:
 80046e2:	2300      	movs	r3, #0
 80046e4:	b510      	push	{r4, lr}
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d100      	bne.n	80046ec <memcpy+0xa>
 80046ea:	bd10      	pop	{r4, pc}
 80046ec:	5ccc      	ldrb	r4, [r1, r3]
 80046ee:	54c4      	strb	r4, [r0, r3]
 80046f0:	3301      	adds	r3, #1
 80046f2:	e7f8      	b.n	80046e6 <memcpy+0x4>

080046f4 <memmove>:
 80046f4:	b510      	push	{r4, lr}
 80046f6:	4288      	cmp	r0, r1
 80046f8:	d902      	bls.n	8004700 <memmove+0xc>
 80046fa:	188b      	adds	r3, r1, r2
 80046fc:	4298      	cmp	r0, r3
 80046fe:	d303      	bcc.n	8004708 <memmove+0x14>
 8004700:	2300      	movs	r3, #0
 8004702:	e007      	b.n	8004714 <memmove+0x20>
 8004704:	5c8b      	ldrb	r3, [r1, r2]
 8004706:	5483      	strb	r3, [r0, r2]
 8004708:	3a01      	subs	r2, #1
 800470a:	d2fb      	bcs.n	8004704 <memmove+0x10>
 800470c:	bd10      	pop	{r4, pc}
 800470e:	5ccc      	ldrb	r4, [r1, r3]
 8004710:	54c4      	strb	r4, [r0, r3]
 8004712:	3301      	adds	r3, #1
 8004714:	429a      	cmp	r2, r3
 8004716:	d1fa      	bne.n	800470e <memmove+0x1a>
 8004718:	e7f8      	b.n	800470c <memmove+0x18>
	...

0800471c <_free_r>:
 800471c:	b570      	push	{r4, r5, r6, lr}
 800471e:	0005      	movs	r5, r0
 8004720:	2900      	cmp	r1, #0
 8004722:	d010      	beq.n	8004746 <_free_r+0x2a>
 8004724:	1f0c      	subs	r4, r1, #4
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	da00      	bge.n	800472e <_free_r+0x12>
 800472c:	18e4      	adds	r4, r4, r3
 800472e:	0028      	movs	r0, r5
 8004730:	f000 f918 	bl	8004964 <__malloc_lock>
 8004734:	4a1d      	ldr	r2, [pc, #116]	; (80047ac <_free_r+0x90>)
 8004736:	6813      	ldr	r3, [r2, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d105      	bne.n	8004748 <_free_r+0x2c>
 800473c:	6063      	str	r3, [r4, #4]
 800473e:	6014      	str	r4, [r2, #0]
 8004740:	0028      	movs	r0, r5
 8004742:	f000 f917 	bl	8004974 <__malloc_unlock>
 8004746:	bd70      	pop	{r4, r5, r6, pc}
 8004748:	42a3      	cmp	r3, r4
 800474a:	d908      	bls.n	800475e <_free_r+0x42>
 800474c:	6821      	ldr	r1, [r4, #0]
 800474e:	1860      	adds	r0, r4, r1
 8004750:	4283      	cmp	r3, r0
 8004752:	d1f3      	bne.n	800473c <_free_r+0x20>
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	1841      	adds	r1, r0, r1
 800475a:	6021      	str	r1, [r4, #0]
 800475c:	e7ee      	b.n	800473c <_free_r+0x20>
 800475e:	001a      	movs	r2, r3
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <_free_r+0x4e>
 8004766:	42a3      	cmp	r3, r4
 8004768:	d9f9      	bls.n	800475e <_free_r+0x42>
 800476a:	6811      	ldr	r1, [r2, #0]
 800476c:	1850      	adds	r0, r2, r1
 800476e:	42a0      	cmp	r0, r4
 8004770:	d10b      	bne.n	800478a <_free_r+0x6e>
 8004772:	6820      	ldr	r0, [r4, #0]
 8004774:	1809      	adds	r1, r1, r0
 8004776:	1850      	adds	r0, r2, r1
 8004778:	6011      	str	r1, [r2, #0]
 800477a:	4283      	cmp	r3, r0
 800477c:	d1e0      	bne.n	8004740 <_free_r+0x24>
 800477e:	6818      	ldr	r0, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	1841      	adds	r1, r0, r1
 8004784:	6011      	str	r1, [r2, #0]
 8004786:	6053      	str	r3, [r2, #4]
 8004788:	e7da      	b.n	8004740 <_free_r+0x24>
 800478a:	42a0      	cmp	r0, r4
 800478c:	d902      	bls.n	8004794 <_free_r+0x78>
 800478e:	230c      	movs	r3, #12
 8004790:	602b      	str	r3, [r5, #0]
 8004792:	e7d5      	b.n	8004740 <_free_r+0x24>
 8004794:	6821      	ldr	r1, [r4, #0]
 8004796:	1860      	adds	r0, r4, r1
 8004798:	4283      	cmp	r3, r0
 800479a:	d103      	bne.n	80047a4 <_free_r+0x88>
 800479c:	6818      	ldr	r0, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	1841      	adds	r1, r0, r1
 80047a2:	6021      	str	r1, [r4, #0]
 80047a4:	6063      	str	r3, [r4, #4]
 80047a6:	6054      	str	r4, [r2, #4]
 80047a8:	e7ca      	b.n	8004740 <_free_r+0x24>
 80047aa:	46c0      	nop			; (mov r8, r8)
 80047ac:	200004c8 	.word	0x200004c8

080047b0 <sbrk_aligned>:
 80047b0:	b570      	push	{r4, r5, r6, lr}
 80047b2:	4e0f      	ldr	r6, [pc, #60]	; (80047f0 <sbrk_aligned+0x40>)
 80047b4:	000d      	movs	r5, r1
 80047b6:	6831      	ldr	r1, [r6, #0]
 80047b8:	0004      	movs	r4, r0
 80047ba:	2900      	cmp	r1, #0
 80047bc:	d102      	bne.n	80047c4 <sbrk_aligned+0x14>
 80047be:	f000 f8bf 	bl	8004940 <_sbrk_r>
 80047c2:	6030      	str	r0, [r6, #0]
 80047c4:	0029      	movs	r1, r5
 80047c6:	0020      	movs	r0, r4
 80047c8:	f000 f8ba 	bl	8004940 <_sbrk_r>
 80047cc:	1c43      	adds	r3, r0, #1
 80047ce:	d00a      	beq.n	80047e6 <sbrk_aligned+0x36>
 80047d0:	2303      	movs	r3, #3
 80047d2:	1cc5      	adds	r5, r0, #3
 80047d4:	439d      	bics	r5, r3
 80047d6:	42a8      	cmp	r0, r5
 80047d8:	d007      	beq.n	80047ea <sbrk_aligned+0x3a>
 80047da:	1a29      	subs	r1, r5, r0
 80047dc:	0020      	movs	r0, r4
 80047de:	f000 f8af 	bl	8004940 <_sbrk_r>
 80047e2:	1c43      	adds	r3, r0, #1
 80047e4:	d101      	bne.n	80047ea <sbrk_aligned+0x3a>
 80047e6:	2501      	movs	r5, #1
 80047e8:	426d      	negs	r5, r5
 80047ea:	0028      	movs	r0, r5
 80047ec:	bd70      	pop	{r4, r5, r6, pc}
 80047ee:	46c0      	nop			; (mov r8, r8)
 80047f0:	200004cc 	.word	0x200004cc

080047f4 <_malloc_r>:
 80047f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047f6:	2203      	movs	r2, #3
 80047f8:	1ccb      	adds	r3, r1, #3
 80047fa:	4393      	bics	r3, r2
 80047fc:	3308      	adds	r3, #8
 80047fe:	0006      	movs	r6, r0
 8004800:	001f      	movs	r7, r3
 8004802:	2b0c      	cmp	r3, #12
 8004804:	d232      	bcs.n	800486c <_malloc_r+0x78>
 8004806:	270c      	movs	r7, #12
 8004808:	42b9      	cmp	r1, r7
 800480a:	d831      	bhi.n	8004870 <_malloc_r+0x7c>
 800480c:	0030      	movs	r0, r6
 800480e:	f000 f8a9 	bl	8004964 <__malloc_lock>
 8004812:	4d32      	ldr	r5, [pc, #200]	; (80048dc <_malloc_r+0xe8>)
 8004814:	682b      	ldr	r3, [r5, #0]
 8004816:	001c      	movs	r4, r3
 8004818:	2c00      	cmp	r4, #0
 800481a:	d12e      	bne.n	800487a <_malloc_r+0x86>
 800481c:	0039      	movs	r1, r7
 800481e:	0030      	movs	r0, r6
 8004820:	f7ff ffc6 	bl	80047b0 <sbrk_aligned>
 8004824:	0004      	movs	r4, r0
 8004826:	1c43      	adds	r3, r0, #1
 8004828:	d11e      	bne.n	8004868 <_malloc_r+0x74>
 800482a:	682c      	ldr	r4, [r5, #0]
 800482c:	0025      	movs	r5, r4
 800482e:	2d00      	cmp	r5, #0
 8004830:	d14a      	bne.n	80048c8 <_malloc_r+0xd4>
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	0029      	movs	r1, r5
 8004836:	18e3      	adds	r3, r4, r3
 8004838:	0030      	movs	r0, r6
 800483a:	9301      	str	r3, [sp, #4]
 800483c:	f000 f880 	bl	8004940 <_sbrk_r>
 8004840:	9b01      	ldr	r3, [sp, #4]
 8004842:	4283      	cmp	r3, r0
 8004844:	d143      	bne.n	80048ce <_malloc_r+0xda>
 8004846:	6823      	ldr	r3, [r4, #0]
 8004848:	3703      	adds	r7, #3
 800484a:	1aff      	subs	r7, r7, r3
 800484c:	2303      	movs	r3, #3
 800484e:	439f      	bics	r7, r3
 8004850:	3708      	adds	r7, #8
 8004852:	2f0c      	cmp	r7, #12
 8004854:	d200      	bcs.n	8004858 <_malloc_r+0x64>
 8004856:	270c      	movs	r7, #12
 8004858:	0039      	movs	r1, r7
 800485a:	0030      	movs	r0, r6
 800485c:	f7ff ffa8 	bl	80047b0 <sbrk_aligned>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	d034      	beq.n	80048ce <_malloc_r+0xda>
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	19df      	adds	r7, r3, r7
 8004868:	6027      	str	r7, [r4, #0]
 800486a:	e013      	b.n	8004894 <_malloc_r+0xa0>
 800486c:	2b00      	cmp	r3, #0
 800486e:	dacb      	bge.n	8004808 <_malloc_r+0x14>
 8004870:	230c      	movs	r3, #12
 8004872:	2500      	movs	r5, #0
 8004874:	6033      	str	r3, [r6, #0]
 8004876:	0028      	movs	r0, r5
 8004878:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800487a:	6822      	ldr	r2, [r4, #0]
 800487c:	1bd1      	subs	r1, r2, r7
 800487e:	d420      	bmi.n	80048c2 <_malloc_r+0xce>
 8004880:	290b      	cmp	r1, #11
 8004882:	d917      	bls.n	80048b4 <_malloc_r+0xc0>
 8004884:	19e2      	adds	r2, r4, r7
 8004886:	6027      	str	r7, [r4, #0]
 8004888:	42a3      	cmp	r3, r4
 800488a:	d111      	bne.n	80048b0 <_malloc_r+0xbc>
 800488c:	602a      	str	r2, [r5, #0]
 800488e:	6863      	ldr	r3, [r4, #4]
 8004890:	6011      	str	r1, [r2, #0]
 8004892:	6053      	str	r3, [r2, #4]
 8004894:	0030      	movs	r0, r6
 8004896:	0025      	movs	r5, r4
 8004898:	f000 f86c 	bl	8004974 <__malloc_unlock>
 800489c:	2207      	movs	r2, #7
 800489e:	350b      	adds	r5, #11
 80048a0:	1d23      	adds	r3, r4, #4
 80048a2:	4395      	bics	r5, r2
 80048a4:	1aea      	subs	r2, r5, r3
 80048a6:	429d      	cmp	r5, r3
 80048a8:	d0e5      	beq.n	8004876 <_malloc_r+0x82>
 80048aa:	1b5b      	subs	r3, r3, r5
 80048ac:	50a3      	str	r3, [r4, r2]
 80048ae:	e7e2      	b.n	8004876 <_malloc_r+0x82>
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	e7ec      	b.n	800488e <_malloc_r+0x9a>
 80048b4:	6862      	ldr	r2, [r4, #4]
 80048b6:	42a3      	cmp	r3, r4
 80048b8:	d101      	bne.n	80048be <_malloc_r+0xca>
 80048ba:	602a      	str	r2, [r5, #0]
 80048bc:	e7ea      	b.n	8004894 <_malloc_r+0xa0>
 80048be:	605a      	str	r2, [r3, #4]
 80048c0:	e7e8      	b.n	8004894 <_malloc_r+0xa0>
 80048c2:	0023      	movs	r3, r4
 80048c4:	6864      	ldr	r4, [r4, #4]
 80048c6:	e7a7      	b.n	8004818 <_malloc_r+0x24>
 80048c8:	002c      	movs	r4, r5
 80048ca:	686d      	ldr	r5, [r5, #4]
 80048cc:	e7af      	b.n	800482e <_malloc_r+0x3a>
 80048ce:	230c      	movs	r3, #12
 80048d0:	0030      	movs	r0, r6
 80048d2:	6033      	str	r3, [r6, #0]
 80048d4:	f000 f84e 	bl	8004974 <__malloc_unlock>
 80048d8:	e7cd      	b.n	8004876 <_malloc_r+0x82>
 80048da:	46c0      	nop			; (mov r8, r8)
 80048dc:	200004c8 	.word	0x200004c8

080048e0 <_realloc_r>:
 80048e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048e2:	0007      	movs	r7, r0
 80048e4:	000e      	movs	r6, r1
 80048e6:	0014      	movs	r4, r2
 80048e8:	2900      	cmp	r1, #0
 80048ea:	d105      	bne.n	80048f8 <_realloc_r+0x18>
 80048ec:	0011      	movs	r1, r2
 80048ee:	f7ff ff81 	bl	80047f4 <_malloc_r>
 80048f2:	0005      	movs	r5, r0
 80048f4:	0028      	movs	r0, r5
 80048f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048f8:	2a00      	cmp	r2, #0
 80048fa:	d103      	bne.n	8004904 <_realloc_r+0x24>
 80048fc:	f7ff ff0e 	bl	800471c <_free_r>
 8004900:	0025      	movs	r5, r4
 8004902:	e7f7      	b.n	80048f4 <_realloc_r+0x14>
 8004904:	f000 f83e 	bl	8004984 <_malloc_usable_size_r>
 8004908:	9001      	str	r0, [sp, #4]
 800490a:	4284      	cmp	r4, r0
 800490c:	d803      	bhi.n	8004916 <_realloc_r+0x36>
 800490e:	0035      	movs	r5, r6
 8004910:	0843      	lsrs	r3, r0, #1
 8004912:	42a3      	cmp	r3, r4
 8004914:	d3ee      	bcc.n	80048f4 <_realloc_r+0x14>
 8004916:	0021      	movs	r1, r4
 8004918:	0038      	movs	r0, r7
 800491a:	f7ff ff6b 	bl	80047f4 <_malloc_r>
 800491e:	1e05      	subs	r5, r0, #0
 8004920:	d0e8      	beq.n	80048f4 <_realloc_r+0x14>
 8004922:	9b01      	ldr	r3, [sp, #4]
 8004924:	0022      	movs	r2, r4
 8004926:	429c      	cmp	r4, r3
 8004928:	d900      	bls.n	800492c <_realloc_r+0x4c>
 800492a:	001a      	movs	r2, r3
 800492c:	0031      	movs	r1, r6
 800492e:	0028      	movs	r0, r5
 8004930:	f7ff fed7 	bl	80046e2 <memcpy>
 8004934:	0031      	movs	r1, r6
 8004936:	0038      	movs	r0, r7
 8004938:	f7ff fef0 	bl	800471c <_free_r>
 800493c:	e7da      	b.n	80048f4 <_realloc_r+0x14>
	...

08004940 <_sbrk_r>:
 8004940:	2300      	movs	r3, #0
 8004942:	b570      	push	{r4, r5, r6, lr}
 8004944:	4d06      	ldr	r5, [pc, #24]	; (8004960 <_sbrk_r+0x20>)
 8004946:	0004      	movs	r4, r0
 8004948:	0008      	movs	r0, r1
 800494a:	602b      	str	r3, [r5, #0]
 800494c:	f7fc fbc2 	bl	80010d4 <_sbrk>
 8004950:	1c43      	adds	r3, r0, #1
 8004952:	d103      	bne.n	800495c <_sbrk_r+0x1c>
 8004954:	682b      	ldr	r3, [r5, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d000      	beq.n	800495c <_sbrk_r+0x1c>
 800495a:	6023      	str	r3, [r4, #0]
 800495c:	bd70      	pop	{r4, r5, r6, pc}
 800495e:	46c0      	nop			; (mov r8, r8)
 8004960:	200004d0 	.word	0x200004d0

08004964 <__malloc_lock>:
 8004964:	b510      	push	{r4, lr}
 8004966:	4802      	ldr	r0, [pc, #8]	; (8004970 <__malloc_lock+0xc>)
 8004968:	f000 f814 	bl	8004994 <__retarget_lock_acquire_recursive>
 800496c:	bd10      	pop	{r4, pc}
 800496e:	46c0      	nop			; (mov r8, r8)
 8004970:	200004d4 	.word	0x200004d4

08004974 <__malloc_unlock>:
 8004974:	b510      	push	{r4, lr}
 8004976:	4802      	ldr	r0, [pc, #8]	; (8004980 <__malloc_unlock+0xc>)
 8004978:	f000 f80d 	bl	8004996 <__retarget_lock_release_recursive>
 800497c:	bd10      	pop	{r4, pc}
 800497e:	46c0      	nop			; (mov r8, r8)
 8004980:	200004d4 	.word	0x200004d4

08004984 <_malloc_usable_size_r>:
 8004984:	1f0b      	subs	r3, r1, #4
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	1f18      	subs	r0, r3, #4
 800498a:	2b00      	cmp	r3, #0
 800498c:	da01      	bge.n	8004992 <_malloc_usable_size_r+0xe>
 800498e:	580b      	ldr	r3, [r1, r0]
 8004990:	18c0      	adds	r0, r0, r3
 8004992:	4770      	bx	lr

08004994 <__retarget_lock_acquire_recursive>:
 8004994:	4770      	bx	lr

08004996 <__retarget_lock_release_recursive>:
 8004996:	4770      	bx	lr

08004998 <_init>:
 8004998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800499e:	bc08      	pop	{r3}
 80049a0:	469e      	mov	lr, r3
 80049a2:	4770      	bx	lr

080049a4 <_fini>:
 80049a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049a6:	46c0      	nop			; (mov r8, r8)
 80049a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049aa:	bc08      	pop	{r3}
 80049ac:	469e      	mov	lr, r3
 80049ae:	4770      	bx	lr
