--
-- FILE: crypto_wallet_top.vhd
--
--



entity crypto_wallet_top is
    port(
        CLOCK_50             : in  std_logic;
        LED                  : in  std_logic_vector ( 7 downto 0);
        KEY                  : in  std_logic_vector ( 1 downto 0);
        SW                   : in  std_logic_vector ( 3 downto 0);

        DRAM_ADDR            : out std_logic_vector (12 downto 0);
        DRAM_BA              : out std_logic_vector ( 1 downto 0);
        DRAM_CAS_N           : out std_logic;
        DRAM_CKE             : out std_logic;
        DRAM_CLK             : out std_logic;
        DRAM_CS_N            : out std_logic;
        DRAM_DQ              : inout std_logic_vector (15 downto 0);
        DRAM_DQM             : out std_logic_vector ( 1 downto 0);
        DRAM_RAS_N           : out std_logic;
        DRAM_WE_N            : out std_logic;

        EPCS_ASDO            : out std_logic;
        EPCS_DATA0           : in  std_logic;
        EPCS_DCLK            : out std_logic;
        EPCS_NCSO            : out std_logic


    --//////////// Accelerometer and EEPROM //////////
    --output                      G_SENSOR_CS_N,
    --input                       G_SENSOR_INT,
    --output                      I2C_SCLK,
    --inout                       I2C_SDAT,

    --//////////// ADC //////////
    --output                      ADC_CS_N,
    --output                      ADC_SADDR,
    --output                      ADC_SCLK,
    --input                       ADC_SDAT,

    --//////////// 2x13 GPIO Header //////////
    --inout           [12:0]      GPIO_2,
    --input            [2:0]      GPIO_2_IN,

    --//////////// GPIO_0, GPIO_0 connect to GPIO Default //////////
    --inout           [33:0]      gpio0,
    --input            [1:0]      gpio0_IN,

    --//////////// GPIO_1, GPIO_1 connect to GPIO Default //////////
    --inout           [33:0]      gpio1,
    --input            [1:0]      gpio1_IN


     );
end entity crypto_wallet_top;


architecture rtl of crypto_wallet_top is

begin


end architecture rtl;