Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jun 30 16:14:08 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file ramp_timing_summary_routed.rpt -warn_on_violation -rpx ramp_timing_summary_routed.rpx
| Design       : ramp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.622        0.000                      0                   49        0.205        0.000                      0                   49        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.622        0.000                      0                   49        0.205        0.000                      0                   49        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDI_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.839ns (26.929%)  route 2.277ns (73.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.769     7.662    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.786 r  SDI_i_1/O
                         net (fo=1, routed)           0.640     8.426    SDI4_out
    SLICE_X1Y124         FDCE                                         r  SDI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.666    15.007    clock_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  SDI_reg/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X1Y124         FDCE (Setup_fdce_C_CE)      -0.205    15.048    SDI_reg
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.839ns (30.619%)  route 1.901ns (69.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.528     8.050    ramp_counter
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.669    15.010    clock_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[0]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    ramp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.839ns (30.619%)  route 1.901ns (69.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.528     8.050    ramp_counter
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.669    15.010    clock_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[1]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    ramp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.839ns (30.619%)  route 1.901ns (69.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.528     8.050    ramp_counter
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.669    15.010    clock_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[2]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    ramp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.839ns (30.619%)  route 1.901ns (69.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.528     8.050    ramp_counter
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.669    15.010    clock_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  ramp_counter_reg[3]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    ramp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.839ns (30.792%)  route 1.886ns (69.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.512     8.035    ramp_counter
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668    15.009    clock_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[4]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y123         FDCE (Setup_fdce_C_CE)      -0.205    15.050    ramp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.839ns (30.792%)  route 1.886ns (69.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.512     8.035    ramp_counter
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668    15.009    clock_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[5]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y123         FDCE (Setup_fdce_C_CE)      -0.205    15.050    ramp_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.839ns (30.792%)  route 1.886ns (69.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.512     8.035    ramp_counter
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668    15.009    clock_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[6]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y123         FDCE (Setup_fdce_C_CE)      -0.205    15.050    ramp_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.839ns (30.792%)  route 1.886ns (69.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.512     8.035    ramp_counter
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.668    15.009    clock_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  ramp_counter_reg[7]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y123         FDCE (Setup_fdce_C_CE)      -0.205    15.050    ramp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.839ns (32.306%)  route 1.758ns (67.694%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.789     5.310    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.867     6.596    counter_reg__0[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I1_O)        0.296     6.892 r  counter2[4]_i_1/O
                         net (fo=7, routed)           0.506     7.399    counter20
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124     7.523 r  ramp_counter[0]_i_1/O
                         net (fo=12, routed)          0.385     7.907    ramp_counter
    SLICE_X0Y124         FDCE                                         r  ramp_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.666    15.007    clock_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  ramp_counter_reg[10]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.205    15.048    ramp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  7.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.226ns (76.164%)  route 0.071ns (23.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.128     1.674 r  counter_reg[4]/Q
                         net (fo=4, routed)           0.071     1.744    counter_reg_n_0_[4]
    SLICE_X3Y124         LUT6 (Prop_lut6_I5_O)        0.098     1.842 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    plusOp[5]
    SLICE_X3Y124         FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.092     1.638    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.190ns (55.837%)  route 0.150ns (44.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.150     1.837    counter_reg_n_0_[5]
    SLICE_X3Y124         LUT5 (Prop_lut5_I1_O)        0.049     1.886 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.886    plusOp[7]
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.107     1.653    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.168     1.855    counter_reg_n_0_[2]
    SLICE_X3Y124         LUT4 (Prop_lut4_I2_O)        0.042     1.897 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    plusOp[3]
    SLICE_X3Y124         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.107     1.653    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.150     1.837    counter_reg_n_0_[5]
    SLICE_X3Y124         LUT4 (Prop_lut4_I3_O)        0.045     1.882 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.882    plusOp[6]
    SLICE_X3Y124         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.092     1.638    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.168     1.855    counter_reg_n_0_[2]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.045     1.900 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    plusOp[2]
    SLICE_X3Y124         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y124         FDCE (Hold_fdce_C_D)         0.091     1.637    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter2_reg[3]/Q
                         net (fo=7, routed)           0.193     1.879    counter2[3]
    SLICE_X1Y125         LUT5 (Prop_lut5_I3_O)        0.042     1.921 r  counter2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.921    counter2[4]_i_2_n_0
    SLICE_X1Y125         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.107     1.653    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 counter2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDI_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.112%)  route 0.209ns (52.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter2_reg[3]/Q
                         net (fo=7, routed)           0.209     1.895    counter2[3]
    SLICE_X1Y124         LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  SDI_i_2/O
                         net (fo=1, routed)           0.000     1.940    SDI_i_2_n_0
    SLICE_X1Y124         FDCE                                         r  SDI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  SDI_reg/C
                         clock pessimism             -0.482     1.580    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.091     1.671    SDI_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CS_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.195%)  route 0.168ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDCE (Prop_fdce_C_Q)         0.128     1.674 r  counter2_reg[4]/Q
                         net (fo=10, routed)          0.168     1.842    counter2[4]
    SLICE_X2Y125         FDCE                                         r  CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  CS_reg/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y125         FDCE (Hold_fdce_C_D)         0.005     1.564    CS_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.486%)  route 0.202ns (52.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  counter2_reg[1]/Q
                         net (fo=11, routed)          0.202     1.889    counter2[1]
    SLICE_X3Y125         LUT4 (Prop_lut4_I1_O)        0.042     1.931 r  counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    counter2[2]_i_1_n_0
    SLICE_X3Y125         FDCE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  counter2_reg[2]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y125         FDCE (Hold_fdce_C_D)         0.107     1.653    counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ramp_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramp_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.662     1.546    clock_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  ramp_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  ramp_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.819    data1
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.930 r  ramp_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    ramp_counter_reg[8]_i_1_n_5
    SLICE_X0Y124         FDCE                                         r  ramp_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.934     2.062    clock_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  ramp_counter_reg[10]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X0Y124         FDCE (Hold_fdce_C_D)         0.105     1.651    ramp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125   CS_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   LDAC_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   SCK_int_buf_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124   SDI_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   counter2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   counter2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   counter2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125   counter2_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125   counter2_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   CS_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   LDAC_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   SCK_int_buf_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   SDI_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   counter2_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   counter2_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   counter2_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   counter2_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   counter2_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   CS_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   LDAC_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   SCK_int_buf_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   SDI_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   counter2_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   counter2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   counter2_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   counter2_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   counter2_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   counter_reg[0]/C



