VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob100_fsm3comb_test.sv:18: $finish called at 501 (1ps)
Hint: Output 'next_state' has no mismatches.
Hint: Output 'out' has no mismatches.
Hint: Total mismatched samples is 0 out of 100 samples

Simulation finished at 501 ps
Mismatches: 0 in 100 samples
