--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PWM_config_freq.twx PWM_config_freq.ncd -o
PWM_config_freq.twr PWM_config_freq.pcf

Design file:              PWM_config_freq.ncd
Physical constraint file: PWM_config_freq.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    1.598(R)|      SLOW  |    0.615(R)|      SLOW  |clk_BUFGP         |   0.000|
user_keys<0>|    2.978(R)|      SLOW  |   -0.395(R)|      SLOW  |clk_BUFGP         |   0.000|
user_keys<1>|    2.729(R)|      SLOW  |   -0.193(R)|      SLOW  |clk_BUFGP         |   0.000|
user_keys<2>|    2.673(R)|      SLOW  |    0.068(R)|      SLOW  |clk_BUFGP         |   0.000|
user_keys<3>|    2.633(R)|      SLOW  |    0.095(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
freq<3>     |         8.033(R)|      SLOW  |         3.069(R)|      FAST  |clk_BUFGP         |   0.000|
freq<4>     |         8.083(R)|      SLOW  |         3.119(R)|      FAST  |clk_BUFGP         |   0.000|
freq<5>     |         8.083(R)|      SLOW  |         3.119(R)|      FAST  |clk_BUFGP         |   0.000|
freq<6>     |         8.033(R)|      SLOW  |         3.069(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Mar 03 11:23:51 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4568 MB



