Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 12:49:52 2025
| Host         : LAPTOP-7B86POIG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             120 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             260 |          123 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                         Enable Signal                         |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                               | reset_cond/M_reset_cond_in            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q[4]_i_1_n_0  | reset_cond/Q[0]                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                               |                                       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | btn_cond_start/D_ctr_q[0]_i_2__3_n_0                          | btn_cond_start/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                               | seg/ctr/D_ctr_q[0]_i_1__0_n_0         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | game_datapath/game_cu/M_game_alu_alufn[1]                     | reset_cond/Q[0]                       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_datapath/game_cu/E[0]                                    | reset_cond/Q[0]                       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_2[0] | reset_cond/Q[0]                       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_1[0] | reset_cond/Q[0]                       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_2[0] | reset_cond/Q[0]                       |               17 |             34 |         2.00 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_1[0] | reset_cond/Q[0]                       |               21 |             38 |         1.81 |
|  clk_IBUF_BUFG | game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]_1[0] | reset_cond/Q[0]                       |               20 |             38 |         1.90 |
|  clk_IBUF_BUFG |                                                               | reset_cond/Q[0]                       |               27 |            102 |         3.78 |
+----------------+---------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


