// ============================================================================
//        __
//   \\__/ o\    (C) 2017-2020  Robert Finch, Waterloo
//    \  __ /    All rights reserved.
//     \/_//     robfinch<remove>@finitron.ca
//       ||
//
// CC64 - 'C' derived language compiler
//  - 64 bit CPU
//
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
//                                                                          
// This source file is distributed in the hope that it will be useful,      
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// GNU General Public License for more details.                             
//                                                                          
// You should have received a copy of the GNU General Public License        
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//                                                                          
// ============================================================================
//
#include "stdafx.h"

Operand *Operand::Clone()
{
	Operand *newap;

	if (this == NULL)
		return NULL;
	newap = allocOperand();
	memcpy(newap, this, sizeof(Operand));
	return (newap);
}


//      compare two address nodes and return true if they are
//      equivalent.

bool Operand::IsEqual(Operand *ap1, Operand *ap2)
{
	if (ap1 == nullptr || ap2 == nullptr)
		return (false);
	if (ap1->mode != ap2->mode && !((ap1->mode == am_ind && ap2->mode == am_indx) || (ap1->mode == am_indx && ap2->mode == am_ind)))
		return (false);
	switch (ap1->mode)
	{
	case am_imm:
		return (ENODE::IsEqual(ap1->offset, ap2->offset));
	case am_fpreg:
	case am_reg:
	case am_creg:
	case am_preg:
		return (ap1->preg == ap2->preg);
	case am_ind:
	case am_indx:
		if (ap1->preg != ap2->preg)
			return (false);
		if (!ENODE::IsEqual(ap1->offset, ap2->offset) || !ENODE::IsEqual(ap1->offset2, ap2->offset2))
			return (false);
		return (true);
	}
	return (false);
}

bool Operand::IsSameType(Operand *ap1, Operand *ap2)
{
	if (ap1 == nullptr || ap2 == nullptr)
		return (false);
	return (ENODE::IsSameType(ap1->offset, ap2->offset));
}

char Operand::fpsize()
{
	if (type == stddouble.GetIndex())
		return 'd';
	if (type == stdquad.GetIndex())
		return 'q';
	if (type == stdflt.GetIndex())
		return 's';
	if (type == stdtriple.GetIndex())
		return 't';

	if (FloatSize)
		return (FloatSize);
	if (offset == nullptr)
		return ('d');
	if (offset->tp == nullptr)
		return ('d');
	switch (offset->tp->precision) {
	case 32:	return ('s');
	case 64:	return ('d');
	case 96:	return ('t');
	case 128:	return ('q');
	default:	return ('d');
	}
}

void Operand::GenZeroExtend(int isize, int osize)
{
	if (isize == osize)
		return;
	MakeLegal(am_reg, isize);
	switch (osize)
	{
	case 1:	GenerateDiadic(op_zxb, 0, this, this); break;
	case 2:	GenerateDiadic(op_zxc, 0, this, this); break;
	case 4:	GenerateDiadic(op_zxh, 0, this, this); break;
	}
}

Operand *Operand::GenerateSignExtend(int isize, int osize, int flags)
{
	Operand *ap1;
	Operand *ap = this;

	if (isize == osize)
		return (ap);
	if (ap->isUnsigned)
		return (ap);
	if (ap->mode != am_reg && ap->mode != am_fpreg) {
		ap1 = GetTempRegister();
		cg.GenerateLoad(ap1, ap, isize, isize);
		ReleaseTempRegister(ap);
		switch (isize)
		{
		case 1:	GenerateDiadic(op_sxb, 0, ap1, ap1); break;
		case 2:	GenerateDiadic(op_sxw, 0, ap1, ap1); break;
		case 4:	GenerateDiadic(op_sxt, 0, ap1, ap1); break;
		case 8:	GenerateDiadic(op_sxo, 0, ap1, ap1); break;
		}
		//GenStore(ap1, ap, osize);
		//ReleaseTempRegister(ap1);
		return (ap1);
		//MakeLegalOperand(ap,flags & (am_reg|am_fpreg),isize);
	}
	if (ap->type == stddouble.GetIndex()) {
		switch (isize) {
		case 4:	GenerateDiadic(op_fs2d, 0, ap, ap); break;
		}
	}
	else {
		switch (isize)
		{
		case 1:	GenerateDiadic(op_sxb, 0, ap, ap); break;
		case 2:	GenerateDiadic(op_sxw, 0, ap, ap); break;
		case 4:	GenerateDiadic(op_sxt, 0, ap, ap); break;
		case 8:	GenerateDiadic(op_sxo, 0, ap, ap); break;
		}
	}
	return (ap);
}

// ----------------------------------------------------------------------------
// MakeLegal will coerce the addressing mode in ap1 into a mode that is
// satisfactory for the flag word.
// ----------------------------------------------------------------------------
void Operand::MakeLegal(int flags, int size)
{
	Operand *ap2, *ap1;
	int64_t i;

	if (this == nullptr)
		return;

	//	if (flags & am_novalue) return;
	if (((flags & am_volatile) == 0) || tempflag)
	{
		switch (mode) {
		case am_imm:
			i = ((ENODE *)(offset))->i;
			if (flags & am_i8) {
				if (i < 256 && i >= 0)
					return;
			}
			else if (flags & am_ui6) {
				if (i < 64 && i >= 0)
					return;
			}
			else if (flags & am_imm0) {
				if (i == 0)
					return;
				if (flags & am_imm) {
					if (flags & am_reg) {
						if (offset->i == 0) {
							mode = am_reg;
							preg = 0;
						}
					}
					return;
				}
			}
			// If there is a choice between r0 and #0 choose r0.
			else if (flags & am_imm) {
				if (tp && tp->IsFloatType()) {
					if (flags & am_fpreg) {
						if (offset->f128.IsZero()) {
							mode = am_fpreg;
							preg = 0;
						}
					}
				}
				else if (tp && tp->IsPositType()) {
					if (flags & am_preg) {
						if (offset->posit.val == 0) {
							mode = am_preg;
							preg = 0;
						}
					}
				}
				else {
					if (flags & am_reg) {
						if (offset->i == 0) {
							mode = am_reg;
							preg = 0;
						}
					}
				}
				return;
			}
			break;
		case am_reg:
			if (flags & am_reg)
				return;
			// Allow r0 to substitute for #0
			if (flags & am_imm) {
				if (preg == 0) {
					offset = allocEnode();
					offset->i = 0;
					return;
				}
			}
			break;
		case am_fpreg:
			if (flags & am_fpreg)
				return;
			break;
		case am_preg:
			if (flags & am_preg)
				return;
			break;
		case am_creg:
			if (flags & am_creg)
				return;
		case am_ind:
		case am_indx:
		case am_indx2:
		case am_direct:
			if (flags & am_mem)
				return;
			break;
		}
	}

	if (flags & am_reg)
	{
		if (mode == am_reg)	// Might get this if am_volatile specified
			return;
		ReleaseTempRegister(this);      // maybe we can use it...
		if (this)
			ap2 = GetTempRegister();// GetTempReg(ap->type);
		else
			ap2 = GetTempReg(stdint.GetIndex());
		switch (mode) {
		case am_ind:
		case am_indx:
			ap2->isUnsigned = this->isUnsigned;
			if (this->tp) {
				if (this->tp->GetBtp())
					ap2->isUnsigned = this->tp->GetBtp()->isUnsigned;
			}
			cg.GenerateLoad(ap2, this, size, size);
			break;
		case am_imm:
			cg.GenerateLoadConst(this, ap2);
			//GenerateDiadic(op_ldi, 0, ap2, this);
			break;
		case am_reg:
			GenerateDiadic(op_mov, 0, ap2, this);
			break;
		case am_preg:
			GenerateDiadic(op_ptoi, 0, ap2, this);
			break;
		case am_fpreg:
			GenerateDiadic(op_ftoi, fpsize(), ap2, this);
			break;
		case am_creg:
			GenerateTriadic(op_aslx, 0, ap2, makereg(regZero), cg.MakeImmediate((int64_t)1));
			break;
		default:
			cg.GenerateLoad(ap2, this, size, size);
			break;
		}
		mode = am_reg;
		switch (size) {
		case 1: type = stdbyte.GetIndex(); break;
		case 2: type = stdchar.GetIndex(); break;
		case 4:	type = stdshort.GetIndex(); break;
		default:
			type = stdint.GetIndex();
		}
		preg = ap2->preg;
		deep = ap2->deep;
		pdeep = ap2->pdeep;
		tempflag = 1;
		memref = ap2->memref;
		memop = ap2->memop;
		return;
	}
	if (flags & am_fpreg)
	{
		if (mode == am_fpreg)
			return;
		ReleaseTempReg(this);      /* maybe we can use it... */
		ap2 = GetTempFPRegister();
		ap2->tp = this->tp;	// Load needs this
		switch (mode) {
		case am_ind:
		case am_indx:
			cg.GenerateLoad(ap2, this, size, size);
			break;
		case am_imm:
			ap1 = GetTempRegister();
			GenerateDiadic(op_ldi, 0, ap1, this);
			GenerateDiadic(op_mov, 0, ap2, ap1);
			ReleaseTempReg(ap1);
			break;
		case am_reg:
			GenerateDiadic(op_itof, ap2->fpsize(), ap2, this);
			break;
		default:
			cg.GenerateLoad(ap2, this, size, size);
			break;
		}
		mode = am_fpreg;
		switch (ap2->fpsize()) {
		case 'd':	type = stddouble.GetIndex(); break;
		case 's': type = stddouble.GetIndex(); break;
		case 't': type = stdtriple.GetIndex(); break;
		case 'q':	type = stdquad.GetIndex(); break;
		default:	type = stddouble.GetIndex(); break;
		}
		preg = ap2->preg;
		deep = ap2->deep;
		pdeep = ap2->pdeep;
		tempflag = 1;
		return;
	}
	if (flags & am_preg)
	{
		if (mode == am_preg)
			return;
		ReleaseTempReg(this);      /* maybe we can use it... */
		ap2 = GetTempPositRegister();
		ap2->type = stdposit.GetIndex();
		ap2->tp = &stdposit;	// load needs this
		switch (mode) {
		case am_ind:
		case am_indx:
			cg.GenerateLoad(ap2, this, size, size);
			break;
		case am_imm:
			ap1 = GetTempRegister();
			GenerateDiadic(op_ldi, 0, ap1, this);
			GenerateDiadic(op_mov, 0, ap2, ap1);
			ReleaseTempReg(ap1);
			break;
		case am_reg:
			if (regs[preg].ContainsPositConst())
				GenerateDiadic(op_mov, 0, ap2, this);
			else
				GenerateDiadic(op_itop, 0, ap2, this);
			break;
		default:
			cg.GenerateLoad(ap2, this, size, size);
			break;
		}
		mode = am_preg;
		switch (ap2->fpsize()) {
		case 'd':	type = stdposit.GetIndex(); break;
		case 's': type = stdposit32.GetIndex(); break;
		case 'h': type = stdposit16.GetIndex(); break;
		default:	type = stdposit.GetIndex(); break;
		}
		preg = ap2->preg;
		deep = ap2->deep;
		pdeep = ap2->pdeep;
		tempflag = 1;
		return;
	}
	if (flags & am_creg) {
		switch (mode) {
		case am_ind:
		case am_indx:
		case am_indx2:
			ap2 = GetTempRegister();
			cg.GenerateLoad(ap2, this, size, size);
			cg.MakeBoolean(ap2);
			ReleaseTempReg(ap2);
			return;
		case am_imm:
			GenerateTriadic(op_sne, 0, makecreg(0), makereg(regZero), this);
			return;
		case am_reg:
			cg.MakeBoolean(this);
			return;
		}
	}
	// Here we wanted the mode to be non-register (memory/immed)
	// Should fix the following to place the result in memory and
	// not a register.
	if (size == 1)
	{
		ReleaseTempRegister(this);
		ap2 = GetTempRegister();
		GenerateDiadic(op_mov, 0, ap2, this);
		if (isUnsigned)
			GenerateTriadic(op_and, 0, ap2, ap2, cg.MakeImmediate(255));
		else {
			GenerateDiadic(op_sext8, 0, ap2, ap2);
		}
		mode = ap2->mode;
		preg = ap2->preg;
		deep = ap2->deep;
		pdeep = ap2->pdeep;
		size = 2;
	}
	ap2 = GetTempRegister();
	switch (mode) {
	case am_ind:
	case am_indx:
		cg.GenerateLoad(ap2, this, size, size);
		break;
	case am_imm:
		cg.GenerateLoadConst(this, ap2);
		//GenerateDiadic(op_ldi, 0, ap2, this);
		break;
	case am_reg:
		GenerateDiadic(op_mov, 0, ap2, this);
		break;
	default:
		cg.GenerateLoad(ap2, this, size, size);
	}
	mode = am_reg;
	preg = ap2->preg;
	deep = ap2->deep;
	pdeep = ap2->pdeep;
	tempflag = 1;
	//     Leave("MkLegalOperand",0);
}

int Operand::OptRegConst(int regclass, bool tally)
{
	MachineReg *mr, *mr2;
	int count = 0;

	if (this == nullptr)
		return (0);

	mr = &regs[preg];
	if (regclass & am_imm) {
		if (mode == am_reg) {
			if (mr->sub) {
				if (tally)
					count++;
				else {
					mode = am_imm;
					offset = mr->offset;
				}
			}
		}
	}
	else {
		if (mode == am_reg)
			mr->sub = false;
		else if (mode == am_ind) {
			if (mr->sub) {
				if (tally)
					count++;
				else {
					mode = am_direct;
					offset = mr->offset;
				}
			}
		}
		else if (mode == am_indx) {
			if (mr->sub) {
				if (tally)
					count++;
				else {
					mode = am_direct;
					offset2 = mr->offset;
				}
			}
		}
		/*
		else if (mode == am_indx2) {
			if (mr->sub && scale == 1) {
				mode = am_indx;
				preg = sreg;
				offset = mr->offset;
			}
			mr2 = &regs[sreg];
			if (mr2->sub) {
				if (mode == am_indx) {
					mode = am_direct;
					offset2 = mr2->offset;
				}
				else {	// indx
					mode = am_indx;
					offset = mr2->offset;
				}
			}
		}
		*/
	}
	return (count);
}

void Operand::storeHex(txtoStream& ofs)
{
	ofs.printf("O");
	switch (mode) {
	case am_reg:
		ofs.printf("R%02X", (int)preg);
		break;
	case am_fpreg:
		ofs.printf("FP%02X", (int)preg);
		break;
	case am_imm:
		ofs.printf("#");
		offset->storeHex(ofs);
		offset2->storeHex(ofs);
		break;
	}
}

Operand *Operand::loadHex(txtiStream& ifs)
{
	Operand *oper;
	char ch;
	char buf[100];

	oper = allocOperand();
	ifs.read(&ch,1);
	switch (ch) {
	case '#':
		oper->mode = am_imm;
		oper->offset->loadHex(ifs);
		oper->offset2->loadHex(ifs);
		break;
	case 'R':
		oper->mode = am_reg;
		ifs.read(buf, 2);
		buf[2] = '\0';
		oper->preg = strtoul(buf, nullptr, 16);
		break;
	case 'F':
		ifs.read(buf, 1);
		switch (buf[0]) {
		case 'P':
			oper->mode = am_fpreg;
			ifs.read(buf, 2);
			buf[2] = '\0';
			oper->preg = strtoul(buf, nullptr, 16);
			break;
		}
	}
	return (oper);
}


void Operand::store(txtoStream& ofs)
{
	if (mode == 0)
		mode = am_reg;
	switch (mode)
	{
	case am_imm:
		ofs.write("#");
		// Fall through
	case am_direct:
		if (offset2) {
			offset2->PutConstant(ofs, lowhigh, rshift);
			ofs.printf("+");
		}
		offset->PutConstant(ofs, lowhigh, rshift);
		break;
	case am_direct2:
		offset->PutConstant(ofs, lowhigh, rshift);
		ofs.printf("+%d", (int)preg);
		break;
	case am_reg:
		if (type == stdvector.GetIndex())
			ofs.printf("v%d", (int)preg);
		else if (type == stdvectormask->GetIndex())
			ofs.printf("vm%d", (int)preg);
		else if (type == stddouble.GetIndex())
			ofs.printf("$fp%d", (int)preg);
		else {
			ofs.write(RegMoniker(preg));
			//if (renamed)
			//	ofs.printf(".%d", (int)pregs);
		}
		break;
	case am_vmreg:
		ofs.printf("vm%d", (int)preg);
		break;
	case am_creg:
	case am_preg:
	case am_fpreg:
		ofs.printf("%s", RegMoniker(preg));
		break;
	case am_ind:
		if (preg == 0)
			printf("hello");
		ofs.printf("[%s]", RegMoniker(preg));
		break;
	case am_indx:
		// It's not known the function is a leaf routine until code
		// generation time. So the parameter offsets can't be determined
		// until code is being output. This bit of code first adds onto
		// parameter offset the size of the return block, then later
		// subtracts it off again.
		if (offset) {
			if (preg == regFP) {
				if (offset->sym) {
					if (offset->sym->IsParameter) {	// must be an parameter
						offset->i += Compiler::GetReturnBlockSize();
					}
				}
			}
			offset->PutConstant(ofs, 0, 0);
			if (preg == regFP) {
				if (offset->sym) {
					if (offset->sym->IsParameter) {
						offset->i -= Compiler::GetReturnBlockSize();
					}
				}
			}
		}
		if (offset2) {
			if (offset2->i < 0)
				ofs.printf("%d", (int)offset2->i);
			else
				ofs.printf("+%d", (int)offset2->i);
		}
		else
			ofs.printf("[%s]", RegMoniker(preg));
		break;

	case am_indx2:
		if (scale == 1 || scale == 0) {
			if (sreg==regZero)
				ofs.printf("[%s]", RegMoniker(preg));
			else if (preg==regZero)
				ofs.printf("[%s]", RegMoniker(sreg));
			else
				ofs.printf("[%s+%s]", RegMoniker(sreg), RegMoniker(preg));
		}
		else
			ofs.printf("[%s+%s*%d]", RegMoniker(sreg), RegMoniker(preg), scale);
		break;

//	case am_mask:
//		put_mask((int)offset);
//		break;
	default:
		printf("DIAG - illegal address mode.\n");
		break;
	}
}

void Operand::load(txtiStream& ifp)
{
	char ch;

	//ifp.get(&ch);
	switch (ch)
	{
	case '$':
		break;
	case '#':
		break;
	}
}
