INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_5/8_5.srcs/sources_1/ip/vp_bin_c_0/src/LUT_bin/sim/LUT_bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_bin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_5/8_5.srcs/sources_1/ip/vp_bin_c_0/src/vp_bin_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_bin_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_5/8_5.srcs/sources_1/ip/vp_bin_c_0/sim/vp_bin_c_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_bin_c_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_5/8_5.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_5/8_5.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/StyczenBartlomiej/Reconfigurable-Systems-Laboratory-Class/Lab_5/8_5/8_5.srcs/sources_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
