# Makefile example


# Variable declaration
CC = gcc
CFLAGS = -Wall -g
TARGET = program

# Makefile rule
all: $(TARGET)

# Rules to compile each source file
# %.o matches all .o files
%.o: src/%.c
	$(CC) $(CFLAGS) -c -o $@ $<

# Linking the object files
$(TARGET): main.o helper_functions.o
	$(CC) $(CFLAGS) -o $@ $^

# Additional dependencies for each object file
main.o: main.h helper_functions.h
helper_functions.o: helper_functions.h

# Clean rule
clean:
	rm -f *.o $(TARGET)