library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

entity s_out1 is
Port (
    in1 : in STD_LOGIC_VECTOR (3 downto 0);
    clk1 : in STD_LOGIC;
    out1 : out STD_LOGIC
);
end s_out1;

architecture Behavioral of s_out1 is

signal count : std_logic_vector(3 downto 0);

begin

process(clk1)
begin
    if rising_edge(clk1) then
        count <= count - 1;
    end if;
end process;

process(clk1)
begin
    if rising_edge(clk1) then
        if count = "0000" then
            out1 <= '0';
        else out1 <= '1';
        end if;
    end if;
end process;

end Behavioral;