
**** Build of configuration Nios II for project FPGA ****

make mem_init_generate 
Info: Compiling FPGA.c to obj/default/FPGA.o
nios2-elf-gcc -xc -MP -MMD -c -I../FPGA_bsp//HAL/inc -I../FPGA_bsp/ -I../FPGA_bsp//drivers/inc  -DSYSTEM_BUS_WIDTH=32 -pipe -D__hal__ -DALT_NO_C_PLUS_PLUS -DALT_NO_INSTRUCTION_EMULATION -DALT_USE_SMALL_DRIVERS -DSMALL_C_LIB -DALT_SINGLE_THREADED    -O0 -g -Wall   -EL -mno-hw-div -mhw-mul -mno-hw-mulx  -o obj/default/FPGA.o FPGA.c
FPGA.c: In function 'main':
Info: Building ../FPGA_bsp/
FPGA.c:98: warning: implicit declaration of function 'alt_irq_register'
make --no-print-directory -C ../FPGA_bsp/
FPGA.c:95: warning: unused variable 'data'
[BSP build complete]
Info: Linking FPGA.elf
nios2-elf-g++  -T'../FPGA_bsp//linker.x' -msys-crt0='../FPGA_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../FPGA_bsp/  -msmallc  -Wl,-Map=FPGA.map   -O0 -g -Wall   -EL -mno-hw-div -mhw-mul -mno-hw-mulx  -o FPGA.elf obj/default/FPGA.o -lm 
nios2-elf-insert FPGA.elf --thread_model hal --cpu_name cpu --qsys true --simulation_enabled false --id 7 --sidp 0x80 --timestamp 1385930693 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name final_fpga --quartus_project_dir "C:/Users/pwhite8/vlsi/fpga/final_fpga" --sopcinfo C:/Users/pwhite8/vlsi/fpga/final_fpga/final_fpga.sopcinfo
Info: (FPGA.elf) 9556 Bytes program size (code + initialized data).
Info:            10188 Bytes free for stack + heap.
Post-processing to create mem_init/final_fpga_onchip_mem.hex...
bash -c 'elf2hex FPGA.elf 0x00080000 0x00084fff --width=32 \
		--little-endian-mem --create-lanes=0  mem_init/final_fpga_onchip_mem.hex'
Post-processing to create mem_init/hdl_sim/new_sdram_controller_0.dat...
bash -c 'elf2dat --infile=FPGA.elf --outfile=mem_init/hdl_sim/new_sdram_controller_0.dat \
		--base=0x00800000 --end=0x00ffffff --width=16 \
		--little-endian-mem --create-lanes=0 '
Post-processing to create mem_init/hdl_sim/final_fpga_onchip_mem.dat...
bash -c 'elf2dat --infile=FPGA.elf --outfile=mem_init/hdl_sim/final_fpga_onchip_mem.dat \
		--base=0x00080000 --end=0x00084fff --width=32 \
		--little-endian-mem --create-lanes=0 '
Post-processing to create mem_init/hdl_sim/new_sdram_controller_0.sym...
nios2-elf-nm -n FPGA.elf > mem_init/hdl_sim/new_sdram_controller_0.sym
Post-processing to create mem_init/hdl_sim/final_fpga_onchip_mem.sym...
nios2-elf-nm -n FPGA.elf > mem_init/hdl_sim/final_fpga_onchip_mem.sym

**** Build Finished ****
