Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug  9 22:49:32 2023
| Host         : VOSTRO-5402 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 54
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 20         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 8          |
| TIMING-20 | Warning  | Non-clocked latch                               | 16         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_C/CLR
design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X58Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X57Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X55Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X56Y84 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X55Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X56Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X54Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X57Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X56Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X55Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on D0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on D1[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on D2[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on D3[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on D4[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on D5[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on D6[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on D7[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[0] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[1] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[2] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[3] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[4] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[5] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[6] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[7] cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/cur_start_val_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_LDC cannot be properly analyzed as its control pin design_1_i/my_counter_ip_0/U0/my_counter_ip_v1_0_S00_AXI_inst/DUT/num_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


