Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 29 10:00:17 2022
| Host         : DIGITAL-21 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file rx_top_timing_summary_routed.rpt -pb rx_top_timing_summary_routed.pb -rpx rx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rx_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.443        0.000                      0                  221        0.159        0.000                      0                  221        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.443        0.000                      0                  221        0.159        0.000                      0                  221        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.854ns (22.117%)  route 3.007ns (77.883%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.551     9.000    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.501    14.842    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[0]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.660    14.443    rx_inst/BaudFullTimer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.854ns (22.117%)  route 3.007ns (77.883%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.551     9.000    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.501    14.842    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[1]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.660    14.443    rx_inst/BaudFullTimer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.854ns (22.117%)  route 3.007ns (77.883%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.551     9.000    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.501    14.842    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.660    14.443    rx_inst/BaudFullTimer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.854ns (22.117%)  route 3.007ns (77.883%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.551     9.000    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.501    14.842    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[3]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.660    14.443    rx_inst/BaudFullTimer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.364%)  route 2.965ns (77.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.509     8.957    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.503    14.844    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.660    14.409    rx_inst/BaudFullTimer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.364%)  route 2.965ns (77.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.509     8.957    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.503    14.844    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[11]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.660    14.409    rx_inst/BaudFullTimer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.364%)  route 2.965ns (77.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.509     8.957    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.503    14.844    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.660    14.409    rx_inst/BaudFullTimer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.364%)  route 2.965ns (77.636%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.509     8.957    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.503    14.844    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y26         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.660    14.409    rx_inst/BaudFullTimer/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rx_inst/BaudFullTimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudFullTimer/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.362%)  route 2.965ns (77.638%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.617     5.138    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y24         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  rx_inst/BaudFullTimer/count_reg[2]/Q
                         net (fo=2, routed)           0.807     6.402    rx_inst/BaudFullTimer/count_reg[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     6.526 f  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5/O
                         net (fo=2, routed)           0.972     7.498    rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_5_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  rx_inst/BaudFullTimer/FSM_sequential_cs[0]_i_3/O
                         net (fo=3, routed)           0.676     8.298    rx_inst/BaudFullTimer/in4
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.150     8.448 r  rx_inst/BaudFullTimer/count[0]_i_1__0/O
                         net (fo=13, routed)          0.509     8.957    rx_inst/BaudFullTimer/count[0]_i_1__0_n_0
    SLICE_X59Y27         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504    14.845    rx_inst/BaudFullTimer/CLK
    SLICE_X59Y27         FDRE                                         r  rx_inst/BaudFullTimer/count_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.660    14.410    rx_inst/BaudFullTimer/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 rx_inst/BaudHalfTimer/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/BaudHalfTimer/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.828ns (20.492%)  route 3.213ns (79.508%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.619     5.140    rx_inst/BaudHalfTimer/CLK
    SLICE_X58Y23         FDRE                                         r  rx_inst/BaudHalfTimer/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  rx_inst/BaudHalfTimer/count_reg[6]/Q
                         net (fo=3, routed)           1.010     6.606    rx_inst/BaudHalfTimer/count_reg[6]
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  rx_inst/BaudHalfTimer/FSM_sequential_cs[1]_i_3/O
                         net (fo=1, routed)           0.402     7.132    rx_inst/BaudHalfTimer/FSM_sequential_cs[1]_i_3_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.256 r  rx_inst/BaudHalfTimer/FSM_sequential_cs[1]_i_2/O
                         net (fo=4, routed)           0.784     8.040    rx_inst/BaudHalfTimer/in3
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.164 r  rx_inst/BaudHalfTimer/count[0]_i_1/O
                         net (fo=13, routed)          1.016     9.181    rx_inst/BaudHalfTimer/clear
    SLICE_X58Y22         FDRE                                         r  rx_inst/BaudHalfTimer/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504    14.845    rx_inst/BaudHalfTimer/CLK
    SLICE_X58Y22         FDRE                                         r  rx_inst/BaudHalfTimer/count_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    rx_inst/BaudHalfTimer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  led_reg[10]/Q
                         net (fo=2, routed)           0.103     1.712    led_OBUF[10]
    SLICE_X65Y29         FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.070     1.553    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.650%)  route 0.122ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  data1_reg[5]/Q
                         net (fo=2, routed)           0.122     1.729    data1[5]
    SLICE_X62Y26         FDRE                                         r  data2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  data2_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.072     1.551    data2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  led_reg[11]/Q
                         net (fo=2, routed)           0.119     1.729    led_OBUF[11]
    SLICE_X64Y29         FDRE                                         r  led_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  led_reg[12]_lopt_replica/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.063     1.545    led_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rx_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.581     1.464    rx_inst/CLK
    SLICE_X61Y25         FDRE                                         r  rx_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  rx_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=8, routed)           0.131     1.736    rx_inst/cs[0]
    SLICE_X60Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.781 r  rx_inst/ack_i_1/O
                         net (fo=1, routed)           0.000     1.781    req
    SLICE_X60Y25         FDRE                                         r  ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  ack_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.597    ack_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rx_inst/register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.946%)  route 0.125ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.582     1.465    rx_inst/CLK
    SLICE_X63Y25         FDRE                                         r  rx_inst/register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  rx_inst/register_reg[6]/Q
                         net (fo=3, routed)           0.125     1.731    p_0_in[5]
    SLICE_X64Y25         FDRE                                         r  data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  data1_reg[6]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.063     1.541    data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  led_reg[6]/Q
                         net (fo=2, routed)           0.122     1.734    led_OBUF[6]
    SLICE_X61Y17         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.072     1.543    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rx_inst/register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.582     1.465    rx_inst/CLK
    SLICE_X63Y25         FDRE                                         r  rx_inst/register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  rx_inst/register_reg[5]/Q
                         net (fo=3, routed)           0.136     1.743    p_0_in[4]
    SLICE_X63Y26         FDRE                                         r  data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  data1_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.070     1.549    data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  data1_reg[4]/Q
                         net (fo=2, routed)           0.113     1.743    data1[4]
    SLICE_X62Y26         FDRE                                         r  data2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  data2_reg[4]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.070     1.549    data2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  led_reg[9]/Q
                         net (fo=2, routed)           0.125     1.734    led_OBUF[9]
    SLICE_X62Y28         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.070     1.538    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rx_inst/register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_inst/register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.911%)  route 0.153ns (52.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.582     1.465    rx_inst/CLK
    SLICE_X63Y25         FDRE                                         r  rx_inst/register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  rx_inst/register_reg[5]/Q
                         net (fo=3, routed)           0.153     1.759    rx_inst/Q[5]
    SLICE_X64Y24         FDRE                                         r  rx_inst/register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.850     1.977    rx_inst/CLK
    SLICE_X64Y24         FDRE                                         r  rx_inst/register_reg[4]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.060     1.559    rx_inst/register_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   SSC/count_val_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   SSC/count_val_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   SSC/count_val_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SSC/count_val_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SSC/count_val_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SSC/count_val_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   SSC/count_val_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SSC/count_val_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   SSC/count_val_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   led_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   led_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   SSC/count_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSC/count_val_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSC/count_val_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   SSC/count_val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSC/count_val_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSC/count_val_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   SSC/count_val_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSC/count_val_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   SSC/count_val_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   SSC/count_val_reg[2]/C



