{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512614881639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512614881643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 21:48:01 2017 " "Processing started: Wed Dec 06 21:48:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512614881643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614881643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614881644 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1512614882561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiotest.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpioTest " "Found entity 1: gpioTest" {  } { { "gpioTest.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/gpioTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614892995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614892995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armcontroller.v 2 2 " "Found 2 design units, including 2 entities, in source file armcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 armController " "Found entity 1: armController" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893005 ""} { "Info" "ISGN_ENTITY_NAME" "2 milCounter " "Found entity 2: milCounter" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "signExtender.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/signExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter.v 6 6 " "Found 6 design units, including 6 entities, in source file rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightshifter " "Found entity 1: rightshifter" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893030 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift16r " "Found entity 2: shift16r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893030 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift8r " "Found entity 3: shift8r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893030 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift4r " "Found entity 4: shift4r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893030 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift2r " "Found entity 5: shift2r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893030 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1r " "Found entity 6: shift1r" {  } { { "rightshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(32) " "Verilog HDL warning at regfile.v(32): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(33) " "Verilog HDL warning at regfile.v(33): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(46) " "Verilog HDL warning at regfile.v(46): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(47) " "Verilog HDL warning at regfile.v(47): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(384) " "Verilog HDL warning at processor.v(384): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(385) " "Verilog HDL warning at processor.v(385): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(386) " "Verilog HDL warning at processor.v(386): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(387) " "Verilog HDL warning at processor.v(387): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(396) " "Verilog HDL warning at processor.v(396): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 396 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(398) " "Verilog HDL warning at processor.v(398): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(399) " "Verilog HDL warning at processor.v(399): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(400) " "Verilog HDL warning at processor.v(400): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(436) " "Verilog HDL warning at processor.v(436): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(437) " "Verilog HDL warning at processor.v(437): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(438) " "Verilog HDL warning at processor.v(438): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 438 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(440) " "Verilog HDL warning at processor.v(440): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(441) " "Verilog HDL warning at processor.v(441): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 441 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(442) " "Verilog HDL warning at processor.v(442): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 442 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(521) " "Verilog HDL warning at processor.v(521): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 521 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(522) " "Verilog HDL warning at processor.v(522): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 522 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(523) " "Verilog HDL warning at processor.v(523): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 523 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(524) " "Verilog HDL warning at processor.v(524): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 524 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(673) " "Verilog HDL warning at processor.v(673): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 673 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(674) " "Verilog HDL warning at processor.v(674): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 674 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(675) " "Verilog HDL warning at processor.v(675): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 675 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(728) " "Verilog HDL warning at processor.v(728): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 728 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(731) " "Verilog HDL warning at processor.v(731): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 731 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(734) " "Verilog HDL warning at processor.v(734): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 734 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(805) " "Verilog HDL warning at processor.v(805): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 805 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(806) " "Verilog HDL warning at processor.v(806): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 806 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(807) " "Verilog HDL warning at processor.v(807): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 807 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(808) " "Verilog HDL warning at processor.v(808): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 808 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(809) " "Verilog HDL warning at processor.v(809): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 809 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(810) " "Verilog HDL warning at processor.v(810): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 810 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(838) " "Verilog HDL warning at processor.v(838): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 838 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(839) " "Verilog HDL warning at processor.v(839): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 839 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(840) " "Verilog HDL warning at processor.v(840): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 840 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(841) " "Verilog HDL warning at processor.v(841): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 841 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(842) " "Verilog HDL warning at processor.v(842): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 842 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(843) " "Verilog HDL warning at processor.v(843): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 843 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(844) " "Verilog HDL warning at processor.v(844): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 844 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 10 10 " "Found 10 design units, including 10 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "2 fetch " "Found entity 2: fetch" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode " "Found entity 3: decode" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipelineLatch " "Found entity 5: pipelineLatch" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "6 regFileLogic " "Found entity 6: regFileLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "7 execute " "Found entity 7: execute" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "8 errorCodeFinder " "Found entity 8: errorCodeFinder" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "9 branchLogic " "Found entity 9: branchLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""} { "Info" "ISGN_ENTITY_NAME" "10 servoLogic " "Found entity 10: servoLogic" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(8) " "Verilog HDL warning at mux4to1.v(8): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893078 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(9) " "Verilog HDL warning at mux4to1.v(9): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(10) " "Verilog HDL warning at mux4to1.v(10): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893079 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux4to1.v(11) " "Verilog HDL warning at mux4to1.v(11): extended using \"x\" or \"z\"" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893081 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(63) " "Verilog HDL warning at multiplier.v(63): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893087 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(64) " "Verilog HDL warning at multiplier.v(64): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(65) " "Verilog HDL warning at multiplier.v(65): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(66) " "Verilog HDL warning at multiplier.v(66): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(83) " "Verilog HDL warning at multiplier.v(83): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(84) " "Verilog HDL warning at multiplier.v(84): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(85) " "Verilog HDL warning at multiplier.v(85): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893093 ""} { "Info" "ISGN_ENTITY_NAME" "2 equalOne " "Found entity 2: equalOne" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893093 ""} { "Info" "ISGN_ENTITY_NAME" "3 equalMaxPositive " "Found entity 3: equalMaxPositive" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter.v 6 6 " "Found 6 design units, including 6 entities, in source file leftshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 leftshifter " "Found entity 1: leftshifter" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893118 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift16 " "Found entity 2: shift16" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893118 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift8 " "Found entity 3: shift8" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893118 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift4 " "Found entity 4: shift4" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893118 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift2 " "Found entity 5: shift2" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893118 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1 " "Found entity 6: shift1" {  } { { "leftshifter.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893118 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(8) " "Verilog HDL warning at fiveBitmux4to1.v(8): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(9) " "Verilog HDL warning at fiveBitmux4to1.v(9): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(10) " "Verilog HDL warning at fiveBitmux4to1.v(10): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fiveBitmux4to1.v(11) " "Verilog HDL warning at fiveBitmux4to1.v(11): extended using \"x\" or \"z\"" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitmux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file fivebitmux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitmux4to1 " "Found entity 1: fiveBitmux4to1" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalzero.v 1 1 " "Found 1 design units, including 1 entities, in source file equalzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalZero " "Found entity 1: equalZero" {  } { { "equalZero.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalitychecker.v 1 1 " "Found 1 design units, including 1 entities, in source file equalitychecker.v" { { "Info" "ISGN_ENTITY_NAME" "1 equalityChecker " "Found entity 1: equalityChecker" {  } { { "equalityChecker.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalityChecker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ecedffe.v(13) " "Verilog HDL information at ecedffe.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512614893152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ecedffe.v 1 1 " "Found 1 design units, including 1 entities, in source file ecedffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecedffe " "Found entity 1: ecedffe" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 4 4 " "Found 4 design units, including 4 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893170 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisionOp " "Found entity 2: divisionOp" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893170 ""} { "Info" "ISGN_ENTITY_NAME" "3 exitOp " "Found entity 3: exitOp" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893170 ""} { "Info" "ISGN_ENTITY_NAME" "4 negater " "Found entity 4: negater" {  } { { "divider.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter34.v 1 1 " "Found 1 design units, including 1 entities, in source file counter34.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter34 " "Found entity 1: counter34" {  } { { "counter34.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter34.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32.v 1 1 " "Found 1 design units, including 1 entities, in source file counter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32 " "Found entity 1: counter32" {  } { { "counter32.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 8 8 " "Found 8 design units, including 8 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneBit " "Found entity 2: oneBit" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic1 " "Found entity 3: logic1" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic2 " "Found entity 4: logic2" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "5 logic3 " "Found entity 5: logic3" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "6 logic4 " "Found entity 6: logic4" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockL0 " "Found entity 7: blockL0" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockL1 " "Found entity 8: blockL1" {  } { { "cla.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893224 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(21) " "Verilog HDL warning at alu.v(21): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893231 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(22) " "Verilog HDL warning at alu.v(22): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893231 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(23) " "Verilog HDL warning at alu.v(23): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893231 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(24) " "Verilog HDL warning at alu.v(24): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893231 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(25) " "Verilog HDL warning at alu.v(25): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512614893231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 4 4 " "Found 4 design units, including 4 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893241 ""} { "Info" "ISGN_ENTITY_NAME" "2 nequalityChecker " "Found entity 2: nequalityChecker" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893241 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitwiseAnd " "Found entity 3: bitwiseAnd" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893241 ""} { "Info" "ISGN_ENTITY_NAME" "4 bitwiseOr " "Found entity 4: bitwiseOr" {  } { { "alu.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614893260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614893260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "testData processor.v(319) " "Verilog HDL Implicit Net warning at processor.v(319): created implicit net for \"testData\"" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 319 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512614893522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led processor.v(96) " "Output port \"led\" at processor.v(96) has no driver" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512614893531 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetchStage " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetchStage\"" {  } { { "processor.v" "fetchStage" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register fetch:fetchStage\|register:pc " "Elaborating entity \"register\" for hierarchy \"fetch:fetchStage\|register:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecedffe fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[0\].my_dff " "Elaborating entity \"ecedffe\" for hierarchy \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[0\].my_dff\"" {  } { { "register.v" "ffLoop\[0\].my_dff" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/register.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla fetch:fetchStage\|cla:addOne " "Elaborating entity \"cla\" for hierarchy \"fetch:fetchStage\|cla:addOne\"" {  } { { "processor.v" "addOne" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic1 fetch:fetchStage\|cla:addOne\|logic1:carry1 " "Elaborating entity \"logic1\" for hierarchy \"fetch:fetchStage\|cla:addOne\|logic1:carry1\"" {  } { { "cla.v" "carry1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockL1 fetch:fetchStage\|cla:addOne\|blockL1:block0 " "Elaborating entity \"blockL1\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\"" {  } { { "cla.v" "block0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic2 fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic2:carry2 " "Elaborating entity \"logic2\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic2:carry2\"" {  } { { "cla.v" "carry2" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic3 fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic3:carry3 " "Elaborating entity \"logic3\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|logic3:carry3\"" {  } { { "cla.v" "carry3" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockL0 fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block " "Elaborating entity \"blockL0\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\"" {  } { { "cla.v" "claLoop\[0\].block" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic4 fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|logic4:carry4 " "Elaborating entity \"logic4\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|logic4:carry4\"" {  } { { "cla.v" "carry4" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA " "Elaborating entity \"oneBit\" for hierarchy \"fetch:fetchStage\|cla:addOne\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\"" {  } { { "cla.v" "oneCLALoop\[0\].oneCLA" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem fetch:fetchStage\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"fetch:fetchStage\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614893943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614893943 ""}  } { { "imem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512614893943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m591 " "Found entity 1: altsyncram_m591" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614894013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614894013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m591 fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated " "Elaborating entity \"altsyncram_m591\" for hierarchy \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decodeInsn " "Elaborating entity \"decode\" for hierarchy \"decode:decodeInsn\"" {  } { { "processor.v" "decodeInsn" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtender decode:decodeInsn\|signExtender:extend " "Elaborating entity \"signExtender\" for hierarchy \"decode:decodeInsn\|signExtender:extend\"" {  } { { "processor.v" "extend" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrlSignals " "Elaborating entity \"control\" for hierarchy \"control:ctrlSignals\"" {  } { { "processor.v" "ctrlSignals" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineLatch pipelineLatch:latchFD " "Elaborating entity \"pipelineLatch\" for hierarchy \"pipelineLatch:latchFD\"" {  } { { "processor.v" "latchFD" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalityChecker equalityChecker:dxLoad " "Elaborating entity \"equalityChecker\" for hierarchy \"equalityChecker:dxLoad\"" {  } { { "processor.v" "dxLoad" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFileLogic regFileLogic:myRegFile " "Elaborating entity \"regFileLogic\" for hierarchy \"regFileLogic:myRegFile\"" {  } { { "processor.v" "myRegFile" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitmux4to1 regFileLogic:myRegFile\|fiveBitmux4to1:regA " "Elaborating entity \"fiveBitmux4to1\" for hierarchy \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\"" {  } { { "processor.v" "regA" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regFileLogic:myRegFile\|regfile:registerfile " "Elaborating entity \"regfile\" for hierarchy \"regFileLogic:myRegFile\|regfile:registerfile\"" {  } { { "processor.v" "registerfile" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderA " "Elaborating entity \"decoder\" for hierarchy \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderA\"" {  } { { "regfile.v" "decoderA" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614894496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:bypALUa " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:bypALUa\"" {  } { { "processor.v" "bypALUa" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:executeInsn " "Elaborating entity \"execute\" for hierarchy \"execute:executeInsn\"" {  } { { "processor.v" "executeInsn" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "errorCodeFinder execute:executeInsn\|errorCodeFinder:errFinder " "Elaborating entity \"errorCodeFinder\" for hierarchy \"execute:executeInsn\|errorCodeFinder:errFinder\"" {  } { { "processor.v" "errFinder" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:executeInsn\|alu:myALU " "Elaborating entity \"alu\" for hierarchy \"execute:executeInsn\|alu:myALU\"" {  } { { "processor.v" "myALU" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAnd execute:executeInsn\|alu:myALU\|bitwiseAnd:andMod " "Elaborating entity \"bitwiseAnd\" for hierarchy \"execute:executeInsn\|alu:myALU\|bitwiseAnd:andMod\"" {  } { { "alu.v" "andMod" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOr execute:executeInsn\|alu:myALU\|bitwiseOr:orMod " "Elaborating entity \"bitwiseOr\" for hierarchy \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\"" {  } { { "alu.v" "orMod" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshifter execute:executeInsn\|alu:myALU\|leftshifter:left " "Elaborating entity \"leftshifter\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\"" {  } { { "alu.v" "left" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift16:sixteen " "Elaborating entity \"shift16\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift16:sixteen\"" {  } { { "leftshifter.v" "sixteen" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift8:eight " "Elaborating entity \"shift8\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift8:eight\"" {  } { { "leftshifter.v" "eight" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift4:four " "Elaborating entity \"shift4\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift4:four\"" {  } { { "leftshifter.v" "four" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift2:two " "Elaborating entity \"shift2\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift2:two\"" {  } { { "leftshifter.v" "two" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1 execute:executeInsn\|alu:myALU\|leftshifter:left\|shift1:one " "Elaborating entity \"shift1\" for hierarchy \"execute:executeInsn\|alu:myALU\|leftshifter:left\|shift1:one\"" {  } { { "leftshifter.v" "one" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightshifter execute:executeInsn\|alu:myALU\|rightshifter:right " "Elaborating entity \"rightshifter\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\"" {  } { { "alu.v" "right" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift16r:sixteen " "Elaborating entity \"shift16r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift16r:sixteen\"" {  } { { "rightshifter.v" "sixteen" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift8r:eight " "Elaborating entity \"shift8r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift8r:eight\"" {  } { { "rightshifter.v" "eight" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift4r:four " "Elaborating entity \"shift4r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift4r:four\"" {  } { { "rightshifter.v" "four" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift2r:two " "Elaborating entity \"shift2r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift2r:two\"" {  } { { "rightshifter.v" "two" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1r execute:executeInsn\|alu:myALU\|rightshifter:right\|shift1r:one " "Elaborating entity \"shift1r\" for hierarchy \"execute:executeInsn\|alu:myALU\|rightshifter:right\|shift1r:one\"" {  } { { "rightshifter.v" "one" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nequalityChecker execute:executeInsn\|alu:myALU\|nequalityChecker:neq " "Elaborating entity \"nequalityChecker\" for hierarchy \"execute:executeInsn\|alu:myALU\|nequalityChecker:neq\"" {  } { { "alu.v" "neq" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv execute:executeInsn\|multdiv:myMultDiv " "Elaborating entity \"multdiv\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\"" {  } { { "processor.v" "myMultDiv" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth " "Elaborating entity \"multiplier\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\"" {  } { { "multdiv.v" "booth" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|counter32:counter " "Elaborating entity \"counter32\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|counter32:counter\"" {  } { { "multiplier.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614896879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalZero execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalZero:aZero " "Elaborating entity \"equalZero\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalZero:aZero\"" {  } { { "multiplier.v" "aZero" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalOne execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalOne:aOne " "Elaborating entity \"equalOne\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalOne:aOne\"" {  } { { "multiplier.v" "aOne" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalMaxPositive execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalMaxPositive:aHigh " "Elaborating entity \"equalMaxPositive\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|equalMaxPositive:aHigh\"" {  } { { "multiplier.v" "aHigh" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr " "Elaborating entity \"divider\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\"" {  } { { "multdiv.v" "nonRestr" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter34 execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|counter34:counter " "Elaborating entity \"counter34\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|counter34:counter\"" {  } { { "divider.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisionOp execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|divisionOp:stage1 " "Elaborating entity \"divisionOp\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|divisionOp:stage1\"" {  } { { "divider.v" "stage1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exitOp execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|exitOp:onExit " "Elaborating entity \"exitOp\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|exitOp:onExit\"" {  } { { "divider.v" "onExit" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negater execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater " "Elaborating entity \"negater\" for hierarchy \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\"" {  } { { "divider.v" "bNegater" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614897737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchLogic branchLogic:branchHandler " "Elaborating entity \"branchLogic\" for hierarchy \"branchLogic:branchHandler\"" {  } { { "processor.v" "branchHandler" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servoLogic servoLogic:servoController " "Elaborating entity \"servoLogic\" for hierarchy \"servoLogic:servoController\"" {  } { { "processor.v" "servoController" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armController servoLogic:servoController\|armController:servos " "Elaborating entity \"armController\" for hierarchy \"servoLogic:servoController\|armController:servos\"" {  } { { "processor.v" "servos" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milCounter servoLogic:servoController\|armController:servos\|milCounter:counter " "Elaborating entity \"milCounter\" for hierarchy \"servoLogic:servoController\|armController:servos\|milCounter:counter\"" {  } { { "armController.v" "counter" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir_receiver.v 1 1 " "Using design file ir_receiver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Receiver " "Found entity 1: IR_Receiver" {  } { { "ir_receiver.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ir_receiver.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614898585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512614898585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Receiver IR_Receiver:IR " "Elaborating entity \"IR_Receiver\" for hierarchy \"IR_Receiver:IR\"" {  } { { "processor.v" "IR" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614898958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614898958 ""}  } { { "dmem.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/dmem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512614898958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6g1 " "Found entity 1: altsyncram_p6g1" {  } { { "db/altsyncram_p6g1.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_p6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614899036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614899036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6g1 dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated " "Elaborating entity \"altsyncram_p6g1\" for hierarchy \"dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_p6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614899040 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "execute:executeInsn\|multdiv:myMultDiv\|data_resultRDY " "Found clock multiplexer execute:executeInsn\|multdiv:myMultDiv\|data_resultRDY" {  } { { "multdiv.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1512614900844 "|processor|execute:executeInsn|multdiv:myMultDiv|data_resultRDY"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1512614900844 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"branchLogic:branchHandler\|branchTaken\[1\]\" " "Converted tri-state node \"branchLogic:branchHandler\|branchTaken\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 831 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"branchLogic:branchHandler\|branchTaken\[0\]\" " "Converted tri-state node \"branchLogic:branchHandler\|branchTaken\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 831 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[31\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[30\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[29\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[28\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[27\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[26\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[25\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[24\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[23\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[22\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[21\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[20\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[19\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[18\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[17\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[16\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[15\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[14\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[13\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[12\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[11\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[10\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[9\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[8\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[7\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[6\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[5\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[4\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[3\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[2\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[1\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[0\]\" " "Converted tri-state node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|updateProduct\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[31\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[30\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[29\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[28\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[27\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[26\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[25\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[24\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[23\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[22\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[21\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[20\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[19\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[18\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[17\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[16\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[15\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[14\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[13\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[12\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[11\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[10\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[9\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[8\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[7\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[6\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[5\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[4\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[3\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[2\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[1\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"execute:executeInsn\|alu:myALU\|data_result\[0\]\" " "Converted tri-state node \"execute:executeInsn\|alu:myALU\|data_result\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 714 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[31\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[30\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[29\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[28\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[27\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[26\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[25\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[24\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[23\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[22\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[21\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[20\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[19\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[18\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[17\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[16\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[15\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[14\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[13\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[12\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[11\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[10\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[9\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[8\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[7\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[6\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[5\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[4\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[3\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[2\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[1\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[0\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegA\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[31\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[30\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[29\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[28\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[27\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[26\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[25\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[24\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[23\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[22\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[21\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[20\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[19\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[18\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[17\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[16\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[15\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[14\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[13\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[12\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[11\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[10\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[9\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[8\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[7\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[6\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[5\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[4\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[3\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[2\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[1\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[0\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|regfile:registerfile\|data_readRegB\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[4\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[4\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[3\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[3\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[2\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[2\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[1\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[1\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[0\]\" " "Converted tri-state node \"regFileLogic:myRegFile\|fiveBitmux4to1:regA\|out\[0\]\" into a selector" {  } { { "decoder.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"control:ctrlSignals\|servo\[1\]\" " "Converted tri-state node \"control:ctrlSignals\|servo\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 498 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"control:ctrlSignals\|servo\[0\]\" " "Converted tri-state node \"control:ctrlSignals\|servo\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 498 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[31\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[31\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[30\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[30\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[29\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[29\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[28\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[28\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[27\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[27\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[26\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[26\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[25\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[25\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[24\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[24\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[23\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[23\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[22\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[22\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[21\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[21\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[20\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[20\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[19\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[19\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[18\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[18\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[17\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[17\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[16\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[16\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[15\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[15\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[14\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[14\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[13\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[13\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[12\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[12\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[11\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[11\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[10\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[10\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[9\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[9\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[8\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[8\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[7\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[7\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[6\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[6\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[5\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[5\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[4\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[4\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[3\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[3\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[2\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[2\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[1\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[1\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|updatedPC\[0\]\" " "Converted tri-state node \"fetch:fetchStage\|updatedPC\[0\]\" into a selector" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[11\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[11\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[10\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[10\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[9\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[9\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[8\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[8\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[7\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[7\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[6\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[6\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[5\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[5\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[4\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[4\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[3\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[3\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[2\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[2\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"fetch:fetchStage\|imemRead\[1\]\" " "Converted tri-state node \"fetch:fetchStage\|imemRead\[1\]\" into a selector" {  } { { "db/altsyncram_m591.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/altsyncram_m591.tdf" 31 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512614901320 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512614901320 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult0\"" {  } { { "armController.v" "Mult0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servoLogic:servoController\|armController:servos\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servoLogic:servoController\|armController:servos\|Div0\"" {  } { { "armController.v" "Div0" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult1\"" {  } { { "armController.v" "Mult1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult2\"" {  } { { "armController.v" "Mult2" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servoLogic:servoController\|armController:servos\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servoLogic:servoController\|armController:servos\|Div1\"" {  } { { "armController.v" "Div1" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult3\"" {  } { { "armController.v" "Mult3" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult4\"" {  } { { "armController.v" "Mult4" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "servoLogic:servoController\|armController:servos\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"servoLogic:servoController\|armController:servos\|Div2\"" {  } { { "armController.v" "Div2" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "servoLogic:servoController\|armController:servos\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"servoLogic:servoController\|armController:servos\|Mult5\"" {  } { { "armController.v" "Mult5" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512614904966 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512614904966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Instantiated megafunction \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905062 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512614905062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|altshift:external_latency_ffs servoLogic:servoController\|armController:servos\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servoLogic:servoController\|armController:servos\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_divide:Div0\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servoLogic:servoController\|armController:servos\|lpm_divide:Div0 " "Instantiated megafunction \"servoLogic:servoController\|armController:servos\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905487 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512614905487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9jm " "Found entity 1: lpm_divide_9jm" {  } { { "db/lpm_divide_9jm.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/lpm_divide_9jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/sign_div_unsign_1mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m7f " "Found entity 1: alt_u_div_m7f" {  } { { "db/alt_u_div_m7f.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/alt_u_div_m7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult1\"" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614905831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servoLogic:servoController\|armController:servos\|lpm_mult:Mult1 " "Instantiated megafunction \"servoLogic:servoController\|armController:servos\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512614905831 ""}  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512614905831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eft " "Found entity 1: mult_eft" {  } { { "db/mult_eft.tdf" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/mult_eft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512614905897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614905897 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512614907128 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1512614907192 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1512614907192 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[3\] execute:executeInsn\|mux4to1:execOut\|out\[3\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[3\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[3\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[4\] execute:executeInsn\|mux4to1:execOut\|out\[4\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[4\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[4\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[5\] execute:executeInsn\|mux4to1:execOut\|out\[5\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[5\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[5\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[6\] execute:executeInsn\|mux4to1:execOut\|out\[6\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[6\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[6\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[7\] execute:executeInsn\|mux4to1:execOut\|out\[7\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[7\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[7\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[8\] execute:executeInsn\|mux4to1:execOut\|out\[8\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[8\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[8\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[9\] execute:executeInsn\|mux4to1:execOut\|out\[9\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[9\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[9\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[10\] execute:executeInsn\|mux4to1:execOut\|out\[10\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[10\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[10\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[11\] execute:executeInsn\|mux4to1:execOut\|out\[11\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[11\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[11\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[12\] execute:executeInsn\|mux4to1:execOut\|out\[12\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[12\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[12\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[13\] execute:executeInsn\|mux4to1:execOut\|out\[13\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[13\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[13\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[14\] execute:executeInsn\|mux4to1:execOut\|out\[14\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[14\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[14\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[15\] execute:executeInsn\|mux4to1:execOut\|out\[15\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[15\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[15\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[16\] execute:executeInsn\|mux4to1:execOut\|out\[16\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[16\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[16\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[17\] execute:executeInsn\|mux4to1:execOut\|out\[17\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[17\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[17\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[18\] execute:executeInsn\|mux4to1:execOut\|out\[18\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[18\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[18\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[19\] execute:executeInsn\|mux4to1:execOut\|out\[19\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[19\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[19\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[20\] execute:executeInsn\|mux4to1:execOut\|out\[20\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[20\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[20\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[21\] execute:executeInsn\|mux4to1:execOut\|out\[21\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[21\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[21\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[22\] execute:executeInsn\|mux4to1:execOut\|out\[22\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[22\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[22\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[23\] execute:executeInsn\|mux4to1:execOut\|out\[23\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[23\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[23\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[24\] execute:executeInsn\|mux4to1:execOut\|out\[24\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[24\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[24\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[25\] execute:executeInsn\|mux4to1:execOut\|out\[25\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[25\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[25\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[26\] execute:executeInsn\|mux4to1:execOut\|out\[26\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[26\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[26\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[27\] execute:executeInsn\|mux4to1:execOut\|out\[27\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[27\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[27\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[28\] execute:executeInsn\|mux4to1:execOut\|out\[28\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[28\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[28\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[29\] execute:executeInsn\|mux4to1:execOut\|out\[29\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[29\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[29\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[30\] execute:executeInsn\|mux4to1:execOut\|out\[30\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[30\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[30\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[31\] execute:executeInsn\|mux4to1:execOut\|out\[31\] " "Converted the fanout from the open-drain buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[31\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[31\]\" into a wire" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1512614907245 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1512614907245 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fetch:fetchStage\|imemRead\[0\] fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"fetch:fetchStage\|imemRead\[0\]\" to the node \"fetch:fetchStage\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_m591:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 426 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[0\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or0 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[0\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or0\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[0\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[0\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[1\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or1 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[1\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[1\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[1\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[2\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or2 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[2\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or2\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[2\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[2\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[3\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or3 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[3\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or3\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[3\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[3\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[4\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or4 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[4\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or4\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[4\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[4\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[5\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or5 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[5\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or5\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[5\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[5\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[6\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or6 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[6\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or6\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[6\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[6\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[7\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or7 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[7\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or7\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[7\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[7\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[8\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or8 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[8\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or8\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[8\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[8\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[9\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or9 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[9\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or9\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[9\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[9\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[10\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or10 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[10\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or10\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[10\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[10\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[11\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or11 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[11\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or11\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[11\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[11\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[12\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or12 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[12\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or12\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[12\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[12\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[13\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or13 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[13\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or13\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[13\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[13\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[14\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or14 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[14\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or14\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[14\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[14\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[15\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or15 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[15\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or15\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[15\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[15\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[16\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or16 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[16\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or16\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[16\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[16\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[17\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or17 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[17\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or17\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[17\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[17\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[18\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or18 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[18\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or18\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[18\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[18\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[19\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or19 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[19\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or19\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[19\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[19\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[20\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or20 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[20\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or20\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[20\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[20\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[21\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or21 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[21\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or21\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[21\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[21\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[22\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or22 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[22\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or22\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[22\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[22\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[23\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or23 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[23\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or23\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[23\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[23\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[24\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or24 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[24\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or24\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[24\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[24\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[25\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or25 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[25\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or25\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[25\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[25\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[26\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or26 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[26\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or26\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[26\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[26\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[27\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or27 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[27\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or27\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[27\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[27\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[28\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or28 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[28\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or28\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[28\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[28\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[29\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or29 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[29\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or29\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[29\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[29\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[30\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or30 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[30\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or30\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[30\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[30\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:aNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|operandB\[31\] execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or31 " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|operandB\[31\]\" to the node \"execute:executeInsn\|alu:myALU\|bitwiseOr:orMod\|or31\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 713 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUa\|out\[31\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUa\|out\[31\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\] fetch:fetchStage\|Add2 " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\]\" to the node \"fetch:fetchStage\|Add2\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[1\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[1\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[1\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[0\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[0\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[0\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[0\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[0\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[0\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[0\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[0\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[0\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[1\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[1\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[1\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[1\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[1\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[1\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[2\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[2\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[2\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[2\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[2\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[2\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[3\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[3\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[3\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[3\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[3\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[3\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[4\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[4\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[4\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[4\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[4\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[4\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[5\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[5\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[5\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[5\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[5\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[5\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[6\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[6\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[6\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[6\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[6\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[6\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[7\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[7\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[7\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[7\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[7\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[7\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[8\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[8\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[8\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[8\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[8\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[8\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[9\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[9\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[9\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[9\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[9\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[9\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[10\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[10\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[10\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[10\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[10\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[10\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[11\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[11\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[11\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[11\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[11\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[11\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[12\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[12\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[12\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[12\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[12\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[12\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[13\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[13\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[13\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[13\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[13\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[13\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[14\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[14\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[14\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[14\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[14\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[14\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[15\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[15\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block0\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[15\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[15\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[15\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[15\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[16\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[16\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[16\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[16\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[16\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[16\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[17\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[17\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[17\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[17\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[17\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[17\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[18\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[18\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[18\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[18\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[18\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[18\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[19\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[19\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[0\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[19\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[19\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[19\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[19\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[20\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[20\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[20\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[20\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[20\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[20\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[21\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[21\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[21\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[21\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[21\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[21\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[22\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[22\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[22\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[22\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[22\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[22\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[23\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[23\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[1\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[23\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[23\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[23\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[23\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[24\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[24\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[24\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[24\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[24\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[24\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[25\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[25\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[25\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[25\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[25\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[25\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[26\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[26\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[26\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[26\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[26\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[26\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[27\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[27\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[2\].block\|oneBit:oneCLALoop\[3\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[27\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[27\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[27\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[27\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[28\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[28\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[0\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[28\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[28\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[28\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[28\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[29\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[29\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[1\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[29\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[29\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[29\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[29\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[30\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0 " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[30\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|negater:bNegater\|cla:negateAdder\|blockL1:block1\|blockL0:claLoop\[3\].block\|oneBit:oneCLALoop\[2\].oneCLA\|WideXor0\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[30\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[30\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux4to1:bypALUb\|out\[31\] execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB " "Converted the fan-out from the tri-state buffer \"mux4to1:bypALUb\|out\[31\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|divider:nonRestr\|diffMSB\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regWriteValW\[31\] regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[31\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regWriteValW\[31\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|register:regLoop\[2\].myReg\|ecedffe:ffLoop\[31\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 175 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[2\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[2\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[2\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[3\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[3\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[3\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[4\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[4\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[4\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[5\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[5\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[5\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[6\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[6\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[6\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[7\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[7\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[7\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[8\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[8\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[8\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[9\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[9\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[9\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[10\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[10\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[10\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[11\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[11\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[11\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[1\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[1\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[0\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[0\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[4\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[4\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[3\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[3\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|readRegB\[2\] pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|readRegB\[2\]\" to the node \"pipelineLatch:latchDX\|register:valBReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 663 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[0\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[0\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[0\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[0\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[1\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[1\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[1\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[1\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[2\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[2\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[2\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[2\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[3\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[3\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[3\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[3\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[4\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[4\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[4\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[4\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[5\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[5\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[5\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[5\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[6\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[6\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[6\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[6\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[7\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[7\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[7\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[7\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[8\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[8\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[8\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[8\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[9\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[9\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[9\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[9\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[10\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[10\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[10\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[10\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[11\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[11\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[11\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[11\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[12\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[12\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[12\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[12\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[12\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[12\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[13\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[13\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[13\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[13\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[13\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[13\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[14\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[14\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[14\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[14\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[14\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[14\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[15\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[15\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[15\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[15\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[15\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[15\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[16\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[16\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[16\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[16\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[16\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[16\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[17\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[17\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[17\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[17\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[17\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[17\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[18\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[18\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[18\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[18\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[18\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[18\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[19\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[19\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[19\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[19\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[19\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[19\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[20\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[20\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[20\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[20\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[20\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[20\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[21\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[21\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[21\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[21\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[21\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[21\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[22\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[22\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[22\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[22\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[22\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[22\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[23\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[23\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[23\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[23\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[23\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[23\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[24\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[24\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[24\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[24\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[24\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[24\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[25\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[25\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[25\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[25\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[25\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[25\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[26\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[26\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[26\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[26\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[26\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[26\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[27\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[27\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[27\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[27\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[27\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[27\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[28\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[28\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[28\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[28\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[28\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[28\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[29\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[29\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[29\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[29\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[29\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[29\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[30\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[30\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[30\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[30\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|mux4to1:execOut\|out\[31\] pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[31\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|mux4to1:execOut\|out\[31\]\" to the node \"pipelineLatch:latchXM\|register:valAReg\|ecedffe:ffLoop\[31\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\] fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[31\].my_dff\|q " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\]\" to the node \"fetch:fetchStage\|register:pc\|ecedffe:ffLoop\[31\].my_dff\|q\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[4\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[4\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[3\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[3\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[2\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[2\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[1\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[1\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "writeRegW\[0\] regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1 " "Converted the fan-out from the tri-state buffer \"writeRegW\[0\]\" to the node \"regFileLogic:myRegFile\|regfile:registerfile\|decoder:decoderW\|and1\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 176 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[1\] regFileLogic:myRegFile\|readRegB\[1\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[1\]\" to the node \"regFileLogic:myRegFile\|readRegB\[1\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[0\] regFileLogic:myRegFile\|readRegB\[0\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[0\]\" to the node \"regFileLogic:myRegFile\|readRegB\[0\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[4\] regFileLogic:myRegFile\|readRegB\[4\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[4\]\" to the node \"regFileLogic:myRegFile\|readRegB\[4\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[3\] regFileLogic:myRegFile\|readRegB\[3\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[3\]\" to the node \"regFileLogic:myRegFile\|readRegB\[3\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[2\] regFileLogic:myRegFile\|readRegB\[2\] " "Converted the fan-out from the tri-state buffer \"regFileLogic:myRegFile\|fiveBitmux4to1:regB\|out\[2\]\" to the node \"regFileLogic:myRegFile\|readRegB\[2\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[0\] execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[0\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[0\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[0\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[31\] execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[31\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[31\]\" to the node \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|data_result\[31\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[0\] execute:executeInsn\|mux4to1:execOut\|out\[0\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[0\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[0\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[1\] execute:executeInsn\|mathResult\[1\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[1\]\" to the node \"execute:executeInsn\|mathResult\[1\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[1\] execute:executeInsn\|mux4to1:execOut\|out\[1\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[1\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[1\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[2\] execute:executeInsn\|mathResult\[2\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[2\]\" to the node \"execute:executeInsn\|mathResult\[2\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|errorCodeFinder:errFinder\|code\[2\] execute:executeInsn\|mux4to1:execOut\|out\[2\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|errorCodeFinder:errFinder\|code\[2\]\" to the node \"execute:executeInsn\|mux4to1:execOut\|out\[2\]\" into an OR gate" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 791 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[3\] execute:executeInsn\|mathResult\[3\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[3\]\" to the node \"execute:executeInsn\|mathResult\[3\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[4\] execute:executeInsn\|mathResult\[4\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[4\]\" to the node \"execute:executeInsn\|mathResult\[4\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[5\] execute:executeInsn\|mathResult\[5\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[5\]\" to the node \"execute:executeInsn\|mathResult\[5\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[6\] execute:executeInsn\|mathResult\[6\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[6\]\" to the node \"execute:executeInsn\|mathResult\[6\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[7\] execute:executeInsn\|mathResult\[7\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[7\]\" to the node \"execute:executeInsn\|mathResult\[7\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[8\] execute:executeInsn\|mathResult\[8\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[8\]\" to the node \"execute:executeInsn\|mathResult\[8\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[9\] execute:executeInsn\|mathResult\[9\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[9\]\" to the node \"execute:executeInsn\|mathResult\[9\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[10\] execute:executeInsn\|mathResult\[10\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[10\]\" to the node \"execute:executeInsn\|mathResult\[10\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[11\] execute:executeInsn\|mathResult\[11\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[11\]\" to the node \"execute:executeInsn\|mathResult\[11\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[12\] execute:executeInsn\|mathResult\[12\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[12\]\" to the node \"execute:executeInsn\|mathResult\[12\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[12\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[12\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[12\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[13\] execute:executeInsn\|mathResult\[13\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[13\]\" to the node \"execute:executeInsn\|mathResult\[13\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[13\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[13\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[13\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[14\] execute:executeInsn\|mathResult\[14\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[14\]\" to the node \"execute:executeInsn\|mathResult\[14\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[14\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[14\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[14\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[15\] execute:executeInsn\|mathResult\[15\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[15\]\" to the node \"execute:executeInsn\|mathResult\[15\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[15\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[15\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[15\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[16\] execute:executeInsn\|mathResult\[16\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[16\]\" to the node \"execute:executeInsn\|mathResult\[16\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[16\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[16\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[16\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[17\] execute:executeInsn\|mathResult\[17\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[17\]\" to the node \"execute:executeInsn\|mathResult\[17\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[17\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[17\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[17\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[18\] execute:executeInsn\|mathResult\[18\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[18\]\" to the node \"execute:executeInsn\|mathResult\[18\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[18\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[18\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[18\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[19\] execute:executeInsn\|mathResult\[19\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[19\]\" to the node \"execute:executeInsn\|mathResult\[19\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[19\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[19\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[19\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[20\] execute:executeInsn\|mathResult\[20\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[20\]\" to the node \"execute:executeInsn\|mathResult\[20\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[20\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[20\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[20\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[21\] execute:executeInsn\|mathResult\[21\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[21\]\" to the node \"execute:executeInsn\|mathResult\[21\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[21\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[21\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[21\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[22\] execute:executeInsn\|mathResult\[22\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[22\]\" to the node \"execute:executeInsn\|mathResult\[22\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[22\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[22\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[22\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[23\] execute:executeInsn\|mathResult\[23\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[23\]\" to the node \"execute:executeInsn\|mathResult\[23\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[23\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[23\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[23\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[24\] execute:executeInsn\|mathResult\[24\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[24\]\" to the node \"execute:executeInsn\|mathResult\[24\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[24\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[24\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[24\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[25\] execute:executeInsn\|mathResult\[25\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[25\]\" to the node \"execute:executeInsn\|mathResult\[25\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[25\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[25\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[25\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[26\] execute:executeInsn\|mathResult\[26\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[26\]\" to the node \"execute:executeInsn\|mathResult\[26\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[26\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[26\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[26\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[27\] execute:executeInsn\|mathResult\[27\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[27\]\" to the node \"execute:executeInsn\|mathResult\[27\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[27\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[27\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[27\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[28\] execute:executeInsn\|mathResult\[28\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[28\]\" to the node \"execute:executeInsn\|mathResult\[28\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[28\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[28\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[28\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[29\] execute:executeInsn\|mathResult\[29\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[29\]\" to the node \"execute:executeInsn\|mathResult\[29\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[29\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[29\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[29\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[30\] execute:executeInsn\|mathResult\[30\] " "Converted the fan-out from the tri-state buffer \"execute:executeInsn\|multdiv:myMultDiv\|multiplier:booth\|shortcutOne\[30\]\" to the node \"execute:executeInsn\|mathResult\[30\]\" into an OR gate" {  } { { "multiplier.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v" 36 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[30\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[30\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[30\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branchLogic:branchHandler\|mux4to1:branchMux\|out\[31\] branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\] " "Converted the fan-out from the tri-state buffer \"branchLogic:branchHandler\|mux4to1:branchMux\|out\[31\]\" to the node \"branchLogic:branchHandler\|mux4to1:jumpMux\|out\[31\]\" into an OR gate" {  } { { "mux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[4\] writeRegW\[4\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[4\]\" to the node \"writeRegW\[4\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[4\] writeRegW\[4\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[4\]\" to the node \"writeRegW\[4\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[3\] writeRegW\[3\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[3\]\" to the node \"writeRegW\[3\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[3\] writeRegW\[3\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[3\]\" to the node \"writeRegW\[3\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[2\] writeRegW\[2\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[2\]\" to the node \"writeRegW\[2\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[2\] writeRegW\[2\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[2\]\" to the node \"writeRegW\[2\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[1\] writeRegW\[1\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[1\]\" to the node \"writeRegW\[1\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[1\] writeRegW\[1\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[1\]\" to the node \"writeRegW\[1\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:servoMux\|out\[0\] writeRegW\[0\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:servoMux\|out\[0\]\" to the node \"writeRegW\[0\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fiveBitmux4to1:regW\|out\[0\] writeRegW\[0\] " "Converted the fan-out from the tri-state buffer \"fiveBitmux4to1:regW\|out\[0\]\" to the node \"writeRegW\[0\]\" into an OR gate" {  } { { "fiveBitmux4to1.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1512614907247 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512614907247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512614911487 "|processor|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512614911487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512614911809 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512614918324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg " "Generated suppressed messages file C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614918578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512614919358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512614919358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6419 " "Implemented 6419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512614919886 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512614919886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6338 " "Implemented 6338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512614919886 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512614919886 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512614919886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512614919886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 505 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 505 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512614919974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 21:48:39 2017 " "Processing ended: Wed Dec 06 21:48:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512614919974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512614919974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512614919974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512614919974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512614921500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512614921505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 21:48:41 2017 " "Processing started: Wed Dec 06 21:48:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512614921505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512614921505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final-project -c final-project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512614921505 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1512614921728 ""}
{ "Info" "0" "" "Project  = final-project" {  } {  } 0 0 "Project  = final-project" 0 0 "Fitter" 0 0 1512614921729 ""}
{ "Info" "0" "" "Revision = final-project" {  } {  } 0 0 "Revision = final-project" 0 0 "Fitter" 0 0 1512614921729 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1512614921890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final-project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final-project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512614921936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512614922025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512614922025 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512614922446 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512614922458 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512614922922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512614922922 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512614922937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512614922937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512614922937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512614922937 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512614922937 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512614922937 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512614922943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512614923743 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final-project.sdc " "Synopsys Design Constraints File file not found: 'final-project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512614925371 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512614925372 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512614925453 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1512614925454 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512614925455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[19\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[19\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[0\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[0\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[1\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[1\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[2\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[2\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[3\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[3\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[4\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[4\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[5\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[5\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[6\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[6\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[7\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[7\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[8\] " "Destination node servoLogic:servoController\|armController:servos\|milCounter:counter\|out\[8\]" {  } { { "armController.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512614926033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512614926033 ""}  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 13030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512614926033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGate  " "Automatically promoted node clockGate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|IRreg " "Destination node pipelineLatch:latchDX\|IRreg" {  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 600 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[30\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[31\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[31\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[28\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[28\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[29\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[29\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[27\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:decodeCtrlReg\|ecedffe:ffLoop\[27\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[28\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[28\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[27\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[27\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[29\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[29\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[30\].my_dff\|q " "Destination node pipelineLatch:latchDX\|register:opTargetReg\|ecedffe:ffLoop\[30\].my_dff\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512614926034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512614926034 ""}  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512614926034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512614926035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR_Receiver:IR\|data_ready " "Destination node IR_Receiver:IR\|data_ready" {  } { { "ir_receiver.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ir_receiver.v" 202 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 3120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512614926035 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 6092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512614926035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512614926035 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 6093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512614926035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dstall~8  " "Automatically promoted node dstall~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512614926035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~1 " "Destination node comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 6093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~6 " "Destination node comb~6" {  } { { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 11953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512614926035 ""}  } { { "processor.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 8671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512614926035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "execute:executeInsn\|multdiv:myMultDiv\|resetCondition~1  " "Automatically promoted node execute:executeInsn\|multdiv:myMultDiv\|resetCondition~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512614926035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "execute:executeInsn\|multdiv:myMultDiv\|ecedffe:whichOp\|q " "Destination node execute:executeInsn\|multdiv:myMultDiv\|ecedffe:whichOp\|q" {  } { { "ecedffe.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 4662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512614926035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512614926035 ""}  } { { "multdiv.v" "" { Text "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 0 { 0 ""} 0 8673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512614926035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512614926717 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512614926726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512614926726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512614926735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512614926749 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512614926761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512614926765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512614926771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512614926771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512614927604 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512614927617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512614930409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512614931854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512614931930 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512614946807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512614946807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512614947760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512614956275 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512614956275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512614970510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512614970510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512614970517 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.41 " "Total time spent on timing analysis during the Fitter is 7.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512614970784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512614970825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512614971532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512614971536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512614972185 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512614973364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.fit.smsg " "Generated suppressed messages file C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512614974959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1626 " "Peak virtual memory: 1626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512614976285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 21:49:36 2017 " "Processing ended: Wed Dec 06 21:49:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512614976285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512614976285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512614976285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512614976285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512614977488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512614977493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 21:49:37 2017 " "Processing started: Wed Dec 06 21:49:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512614977493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512614977493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final-project -c final-project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512614977493 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512614980840 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512614980957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512614981378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 21:49:41 2017 " "Processing ended: Wed Dec 06 21:49:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512614981378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512614981378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512614981378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512614981378 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512614982070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512614982825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512614982830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 21:49:42 2017 " "Processing started: Wed Dec 06 21:49:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512614982830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614982830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final-project -c final-project " "Command: quartus_sta final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614982830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1512614983048 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614983728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614983800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614983800 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final-project.sdc " "Synopsys Design Constraints File file not found: 'final-project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614984561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614984562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512614984583 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614984583 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614984615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614984615 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512614984616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512614984641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512614985074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.582 " "Worst-case setup slack is -31.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.582          -14362.081 clock  " "  -31.582          -14362.081 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 clock  " "    0.236               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -21.971 " "Worst-case recovery slack is -21.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.971           -4818.805 clock  " "  -21.971           -4818.805 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.155 " "Worst-case removal slack is 2.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.155               0.000 clock  " "    2.155               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2733.949 clock  " "   -3.000           -2733.949 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614985152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985152 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512614985538 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512614985543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614985581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512614986718 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.894 " "Worst-case setup slack is -28.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.894          -13087.484 clock  " "  -28.894          -13087.484 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 clock  " "    0.114               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -20.180 " "Worst-case recovery slack is -20.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.180           -4396.260 clock  " "  -20.180           -4396.260 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.892 " "Worst-case removal slack is 1.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.892               0.000 clock  " "    1.892               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2728.317 clock  " "   -3.000           -2728.317 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614986807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614986807 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512614987189 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987189 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512614987197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512614987431 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.121 " "Worst-case setup slack is -15.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.121           -6465.640 clock  " "  -15.121           -6465.640 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.085 " "Worst-case hold slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.191 clock  " "   -0.085              -0.191 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.270 " "Worst-case recovery slack is -10.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.270           -2307.881 clock  " "  -10.270           -2307.881 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 clock  " "    1.061               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2083.620 clock  " "   -3.000           -2083.620 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512614987517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512614987806 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614987806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614988209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614988220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512614988340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 21:49:48 2017 " "Processing ended: Wed Dec 06 21:49:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512614988340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512614988340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512614988340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614988340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512614989548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512614989553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 21:49:49 2017 " "Processing started: Wed Dec 06 21:49:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512614989553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512614989553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final-project -c final-project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512614989553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_85c_slow.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_85c_slow.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614991666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_0c_slow.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_0c_slow.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614992409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_min_1200mv_0c_fast.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_min_1200mv_0c_fast.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614993145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project.vo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project.vo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614993868 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_85c_v_slow.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614994395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_7_1200mv_0c_v_slow.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614994955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_min_1200mv_0c_v_fast.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614995477 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final-project_v.sdo C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/ simulation " "Generated file final-project_v.sdo in folder \"C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512614996003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512614996145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 21:49:56 2017 " "Processing ended: Wed Dec 06 21:49:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512614996145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512614996145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512614996145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512614996145 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 512 s " "Quartus Prime Full Compilation was successful. 0 errors, 512 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512614996839 ""}
