{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701642081923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701642081951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 19:21:21 2023 " "Processing started: Sun Dec 03 19:21:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701642081951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642081951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642081951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701642083947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701642083947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_50MHz-DIVISOR_arch " "Found design unit 1: DIVISOR_50MHz-DIVISOR_arch" {  } { { "DIVISOR_50MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107001 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_50MHz " "Found entity 1: DIVISOR_50MHz" {  } { { "DIVISOR_50MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_50MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_25Mhz-DIVISOR_arch " "Found design unit 1: DIVISOR_25Mhz-DIVISOR_arch" {  } { { "DIVISOR_25MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_25MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107010 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_25Mhz " "Found entity 1: DIVISOR_25Mhz" {  } { { "DIVISOR_25MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_10mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_10mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_10MHz-DIVISOR_arch " "Found design unit 1: DIVISOR_10MHz-DIVISOR_arch" {  } { { "DIVISOR_10MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_10MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107017 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_10MHz " "Found entity 1: DIVISOR_10MHz" {  } { { "DIVISOR_10MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_10MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_5mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_5mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR_5MHz-DIVISOR_arch " "Found design unit 1: DIVISOR_5MHz-DIVISOR_arch" {  } { { "DIVISOR_5MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_5MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107025 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR_5MHz " "Found entity 1: DIVISOR_5MHz" {  } { { "DIVISOR_5MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_5MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-comportamento_moore " "Found design unit 1: control-comportamento_moore" {  } { { "control.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107034 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107034 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701642107060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-megahertz " "Found design unit 1: MUX-megahertz" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107060 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-top_level_arch " "Found design unit 1: toplevel-top_level_arch" {  } { { "toplevel.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107068 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642107068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701642107263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento_contador " "Found design unit 1: contador-comportamento_contador" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107365 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701642107365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador_inst " "Elaborating entity \"contador\" for hierarchy \"contador:contador_inst\"" {  } { { "toplevel.vhd" "contador_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "toplevel.vhd" "control_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX control:control_inst\|MUX:MUX_inst " "Elaborating entity \"MUX\" for hierarchy \"control:control_inst\|MUX:MUX_inst\"" {  } { { "control.vhd" "MUX_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/control.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_saida_5 MUX.vhd(76) " "VHDL Process Statement warning at MUX.vhd(76): signal \"clock_saida_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701642107502 "|control|MUX:MUX_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_saida_10 MUX.vhd(79) " "VHDL Process Statement warning at MUX.vhd(79): signal \"clock_saida_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701642107502 "|control|MUX:MUX_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_saida_25 MUX.vhd(82) " "VHDL Process Statement warning at MUX.vhd(82): signal \"clock_saida_25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701642107502 "|control|MUX:MUX_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_saida_50 MUX.vhd(85) " "VHDL Process Statement warning at MUX.vhd(85): signal \"clock_saida_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701642107502 "|control|MUX:MUX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_5MHz control:control_inst\|MUX:MUX_inst\|DIVISOR_5MHz:DIVISOR_5MHz_inst " "Elaborating entity \"DIVISOR_5MHz\" for hierarchy \"control:control_inst\|MUX:MUX_inst\|DIVISOR_5MHz:DIVISOR_5MHz_inst\"" {  } { { "MUX.vhd" "DIVISOR_5MHz_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107503 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler DIVISOR_5MHz.vhd(13) " "VHDL Signal Declaration warning at DIVISOR_5MHz.vhd(13): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "DIVISOR_5MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_5MHz.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701642107547 "|toplevel|control:control_inst|MUX:MUX_inst|DIVISOR_5MHz:DIVISOR_5MHz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_10MHz control:control_inst\|MUX:MUX_inst\|DIVISOR_10MHz:DIVISOR_10MHz_inst " "Elaborating entity \"DIVISOR_10MHz\" for hierarchy \"control:control_inst\|MUX:MUX_inst\|DIVISOR_10MHz:DIVISOR_10MHz_inst\"" {  } { { "MUX.vhd" "DIVISOR_10MHz_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107548 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler DIVISOR_10MHz.vhd(13) " "VHDL Signal Declaration warning at DIVISOR_10MHz.vhd(13): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "DIVISOR_10MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_10MHz.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701642107581 "|control|MUX:MUX_inst|DIVISOR_10MHz:DIVISOR_10MHz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_25Mhz control:control_inst\|MUX:MUX_inst\|DIVISOR_25Mhz:DIVISOR_25MHz_inst " "Elaborating entity \"DIVISOR_25Mhz\" for hierarchy \"control:control_inst\|MUX:MUX_inst\|DIVISOR_25Mhz:DIVISOR_25MHz_inst\"" {  } { { "MUX.vhd" "DIVISOR_25MHz_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107583 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler DIVISOR_25MHz.vhd(13) " "VHDL Signal Declaration warning at DIVISOR_25MHz.vhd(13): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "DIVISOR_25MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_25MHz.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701642107613 "|MUX|DIVISOR_25Mhz:DIVISOR_25MHz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR_50MHz control:control_inst\|MUX:MUX_inst\|DIVISOR_50MHz:DIVISOR_50MHz_inst " "Elaborating entity \"DIVISOR_50MHz\" for hierarchy \"control:control_inst\|MUX:MUX_inst\|DIVISOR_50MHz:DIVISOR_50MHz_inst\"" {  } { { "MUX.vhd" "DIVISOR_50MHz_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107614 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "prescaler DIVISOR_50MHz.vhd(13) " "VHDL Signal Declaration warning at DIVISOR_50MHz.vhd(13): used explicit default value for signal \"prescaler\" because signal was never assigned a value" {  } { { "DIVISOR_50MHz.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/DIVISOR_50MHz.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701642107642 "|control|MUX:MUX_inst|DIVISOR_50MHz:DIVISOR_50MHz_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "modulo_bcd.vhd 2 1 " "Using design file modulo_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_BCD-Behavioral " "Found design unit 1: modulo_BCD-Behavioral" {  } { { "modulo_bcd.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/modulo_bcd.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107658 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_BCD " "Found entity 1: modulo_BCD" {  } { { "modulo_bcd.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/modulo_bcd.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701642107658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_BCD modulo_BCD:BCD_inst_A " "Elaborating entity \"modulo_BCD\" for hierarchy \"modulo_BCD:BCD_inst_A\"" {  } { { "toplevel.vhd" "BCD_inst_A" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlador_display.vhd 2 1 " "Using design file controlador_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_display-Behavioral " "Found design unit 1: controlador_display-Behavioral" {  } { { "controlador_display.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/controlador_display.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107698 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_display " "Found entity 1: controlador_display" {  } { { "controlador_display.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/controlador_display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701642107698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_display controlador_display:Display_Control_inst " "Elaborating entity \"controlador_display\" for hierarchy \"controlador_display:Display_Control_inst\"" {  } { { "toplevel.vhd" "Display_Control_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_1.vhd 2 1 " "Using design file mux4_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1-Behavioral " "Found design unit 1: MUX4_1-Behavioral" {  } { { "mux4_1.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/mux4_1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107741 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "mux4_1.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/mux4_1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701642107741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701642107741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 MUX4_1:MUX4_1_inst " "Elaborating entity \"MUX4_1\" for hierarchy \"MUX4_1:MUX4_1_inst\"" {  } { { "toplevel.vhd" "MUX4_1_inst" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/toplevel.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642107741 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:control_inst\|MUX:MUX_inst\|clock_saida " "Found clock multiplexer control:control_inst\|MUX:MUX_inst\|clock_saida" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1701642108336 "|toplevel|control:control_inst|MUX:MUX_inst|clock_saida"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:control_inst\|MUX:MUX_inst\|clock_saida~0 " "Found clock multiplexer control:control_inst\|MUX:MUX_inst\|clock_saida~0" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1701642108336 "|toplevel|control:control_inst|MUX:MUX_inst|clock_saida~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:control_inst\|MUX:MUX_inst\|clock_saida~1 " "Found clock multiplexer control:control_inst\|MUX:MUX_inst\|clock_saida~1" {  } { { "MUX.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/MUX.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1701642108336 "|toplevel|control:control_inst|MUX:MUX_inst|clock_saida~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1701642108336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701642109345 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont3\[0\] Low " "Register contador:contador_inst\|cont3\[0\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont2\[0\] Low " "Register contador:contador_inst\|cont2\[0\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont1\[0\] Low " "Register contador:contador_inst\|cont1\[0\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont4\[0\] Low " "Register contador:contador_inst\|cont4\[0\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont3\[31\] Low " "Register contador:contador_inst\|cont3\[31\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont4\[31\] Low " "Register contador:contador_inst\|cont4\[31\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont2\[31\] Low " "Register contador:contador_inst\|cont2\[31\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador:contador_inst\|cont1\[31\] Low " "Register contador:contador_inst\|cont1\[31\] will power up to Low" {  } { { "contador.vhd" "" { Text "D:/Documentos/GitHub/Sistemasdigitais/4Bimestre/Trabalho 2/segundaparte/contador.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701642109546 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701642109546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701642110781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701642110781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701642111240 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701642111240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701642111240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701642111240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701642111285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 19:21:51 2023 " "Processing ended: Sun Dec 03 19:21:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701642111285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701642111285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701642111285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701642111285 ""}
