$date
	Mon Aug 18 14:46:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladdtb $end
$var wire 1 ! ss $end
$var wire 1 " cy $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$var reg 1 % cc $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1&
0%
1$
#15
1"
0!
1)
1%
#20
0"
1!
0)
0%
0$
1#
#25
1"
1*
0!
1(
1%
#30
0(
0&
1'
0%
1$
#35
1!
1(
1)
1%
