Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 20:20:54 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DCT_control_sets_placed.rpt
| Design       : DCT
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    10 |
| Minimum Number of register sites lost to control set restrictions |    31 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |              72 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |              Enable Signal              |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | DCT_Loop_1_proc_U0/Y_write[0]           | DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_520                                                                                           |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_410 | DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41                                                                                            |                2 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/p_3_in               |                                                                                                                                   |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/ap_sig_bdd_49        |                                                                                                                                   |                2 |              4 |
|  ap_clk      |                                         | DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out |                3 |              7 |
|  ap_clk      |                                         | ap_rst                                                                                                                            |                2 |              9 |
|  ap_clk      |                                         | DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out  |                7 |             22 |
|  ap_clk      | DCT_Loop_1_proc_U0/E[0]                 |                                                                                                                                   |               10 |             32 |
|  ap_clk      | DCT_Loop_1_proc_U0/ap_sig_bdd_87        |                                                                                                                                   |               10 |             32 |
|  ap_clk      |                                         |                                                                                                                                   |               16 |             52 |
+--------------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


