
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000686                       # Number of seconds simulated (Second)
simTicks                                    685668645                       # Number of ticks simulated (Tick)
finalTick                                   949807242                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     45.75                       # Real time elapsed on the host (Second)
hostTickRate                                 14986434                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1755520                       # Number of bytes of host memory used (Byte)
simInsts                                      1666144                       # Number of instructions simulated (Count)
simOps                                        2597099                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    36415                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      56762                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          512                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         5119                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       219654                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean   419.150997                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev  1195.572602                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      195737     89.11%     89.11% |         208      0.09%     89.21% |         435      0.20%     89.40% |         383      0.17%     89.58% |          82      0.04%     89.62% |         571      0.26%     89.88% |         526      0.24%     90.12% |       17001      7.74%     97.86% |        4711      2.14%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       219654                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1036423                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.334624                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.253026                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.542225                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |      708003     68.31%     68.31% |      324455     31.31%     99.62% |        3324      0.32%     99.94% |         306      0.03%     99.97% |         157      0.02%     99.98% |          78      0.01%     99.99% |          51      0.00%    100.00% |          43      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1036423                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1036772                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    23.744330                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.413422                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev   124.881701                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1003561     96.80%     96.80% |        9142      0.88%     97.68% |         263      0.03%     97.70% |         341      0.03%     97.74% |         575      0.06%     97.79% |         689      0.07%     97.86% |       22191      2.14%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           8      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1036772                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples       966289                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000909                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000276                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.291797                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |      966285    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total       966289                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples        70483                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   335.546018                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   161.727752                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   353.681045                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |       37274     52.88%     52.88% |        9140     12.97%     65.85% |         263      0.37%     66.22% |         341      0.48%     66.71% |         575      0.82%     67.52% |         689      0.98%     68.50% |       22191     31.48%     99.99% |           0      0.00%     99.99% |           2      0.00%     99.99% |           8      0.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total        70483                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          512                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         5119                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       109355                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean   841.727630                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev  1586.039546                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |       85438     78.13%     78.13% |         208      0.19%     78.32% |         435      0.40%     78.72% |         383      0.35%     79.07% |          82      0.07%     79.14% |         571      0.52%     79.66% |         526      0.48%     80.15% |       17001     15.55%     95.69% |        4711      4.31%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       109355                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples        74837                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.281438                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.529706                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |       72290     96.60%     96.60% |         335      0.45%     97.04% |        2105      2.81%     99.86% |          54      0.07%     99.93% |          49      0.07%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total        74837                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples        35462                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000169                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.018395                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |       35459     99.99%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total        35462                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch         1146      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data         1146      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch         1146      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data         1146      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |       13395      4.72%      4.72% |       16916      5.96%     10.68% |       16897      5.95%     16.63% |       16886      5.95%     22.58% |       16892      5.95%     28.53% |       16911      5.96%     34.49% |       16892      5.95%     40.44% |       16924      5.96%     46.40% |       16895      5.95%     52.36% |       16919      5.96%     58.32% |       16901      5.95%     64.27% |       16891      5.95%     70.22% |       16906      5.96%     76.18% |       16896      5.95%     82.13% |       16902      5.95%     88.09% |       16908      5.96%     94.04% |       16909      5.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       283840                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |       20744      4.21%      4.21% |       29405      5.97%     10.19% |       29442      5.98%     16.17% |       29434      5.98%     22.15% |       29449      5.98%     28.13% |       29466      5.99%     34.12% |       29432      5.98%     40.10% |       29489      5.99%     46.09% |       29441      5.98%     52.07% |       29491      5.99%     58.06% |       29454      5.98%     64.04% |       29444      5.98%     70.02% |       29457      5.98%     76.01% |       29482      5.99%     82.00% |       29523      6.00%     87.99% |       29554      6.00%     94.00% |       29541      6.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       492248                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       22827      8.76%      8.76% |       14793      5.67%     14.43% |       14793      5.67%     20.11% |       14793      5.67%     25.78% |       14793      5.67%     31.46% |       14793      5.67%     37.13% |       14793      5.67%     42.80% |       14793      5.67%     48.48% |       14793      5.67%     54.15% |       14793      5.67%     59.83% |       14793      5.67%     65.50% |       14793      5.67%     71.18% |       14793      5.67%     76.85% |       15085      5.79%     82.64% |       15085      5.79%     88.43% |       15085      5.79%     94.21% |       15085      5.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       260683                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          82     32.67%     32.67% |           9      3.59%     36.25% |           8      3.19%     39.44% |           9      3.59%     43.03% |           9      3.59%     46.61% |          10      3.98%     50.60% |           8      3.19%     53.78% |          11      4.38%     58.17% |          12      4.78%     62.95% |          14      5.58%     68.53% |          11      4.38%     72.91% |          12      4.78%     77.69% |          10      3.98%     81.67% |          12      4.78%     86.45% |          11      4.38%     90.84% |          11      4.38%     95.22% |          12      4.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         861      3.22%      3.22% |        1609      6.02%      9.24% |        1610      6.02%     15.26% |        1609      6.02%     21.28% |        1610      6.02%     27.30% |        1612      6.03%     33.33% |        1609      6.02%     39.34% |        1612      6.03%     45.37% |        1609      6.02%     51.39% |        1613      6.03%     57.42% |        1609      6.02%     63.44% |        1610      6.02%     69.46% |        1609      6.02%     75.48% |        1639      6.13%     81.61% |        1639      6.13%     87.74% |        1640      6.13%     93.87% |        1639      6.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total        26739                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          38      0.12%      0.12% |        2015      6.14%      6.25% |        2061      6.28%     12.53% |        2059      6.27%     18.80% |        2061      6.28%     25.08% |        2061      6.28%     31.36% |        2061      6.28%     37.64% |        2061      6.28%     43.92% |        2061      6.28%     50.19% |        2049      6.24%     56.44% |        2050      6.24%     62.68% |        2047      6.24%     68.92% |        2039      6.21%     75.13% |        2014      6.14%     81.26% |        2061      6.28%     87.54% |        2061      6.28%     93.82% |        2029      6.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        32828                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         407     17.08%     17.08% |         374     15.69%     32.77% |          11      0.46%     33.24% |          11      0.46%     33.70% |          11      0.46%     34.16% |          11      0.46%     34.62% |          12      0.50%     35.12% |          12      0.50%     35.63% |          13      0.55%     36.17% |           8      0.34%     36.51% |           9      0.38%     36.89% |           8      0.34%     37.22% |           8      0.34%     37.56% |        1452     60.93%     98.49% |          11      0.46%     98.95% |          11      0.46%     99.41% |          14      0.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total         2383                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          74      3.53%      3.53% |         375     17.87%     21.39% |          15      0.71%     22.11% |          13      0.62%     22.73% |          14      0.67%     23.39% |          14      0.67%     24.06% |          15      0.71%     24.77% |          14      0.67%     25.44% |          14      0.67%     26.11% |          16      0.76%     26.87% |          14      0.67%     27.54% |          14      0.67%     28.20% |          14      0.67%     28.87% |        1453     69.22%     98.09% |          13      0.62%     98.71% |          14      0.67%     99.38% |          13      0.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         2099                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          45      1.89%      1.89% |          42      1.76%      3.65% |         306     12.84%     16.49% |          17      0.71%     17.21% |          18      0.76%     17.96% |          18      0.76%     18.72% |          16      0.67%     19.39% |          18      0.76%     20.14% |          20      0.84%     20.98% |          20      0.84%     21.82% |          18      0.76%     22.58% |          20      0.84%     23.42% |          16      0.67%     24.09% |         345     14.48%     38.56% |        1432     60.09%     98.66% |          16      0.67%     99.33% |          16      0.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total         2383                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         773      1.18%      1.18% |        3863      5.87%      7.05% |        4006      6.09%     13.14% |        4294      6.53%     19.67% |        4295      6.53%     26.20% |        4303      6.54%     32.74% |        4296      6.53%     39.27% |        4304      6.54%     45.81% |        4296      6.53%     52.34% |        4305      6.54%     58.89% |        4299      6.54%     65.43% |        4296      6.53%     71.96% |        4293      6.53%     78.48% |        2536      3.86%     82.34% |        2937      4.47%     86.80% |        4355      6.62%     93.42% |        4325      6.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        65776                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          32     12.85%     12.85% |          13      5.22%     18.07% |          14      5.62%     23.69% |          13      5.22%     28.92% |          13      5.22%     34.14% |          12      4.82%     38.96% |          14      5.62%     44.58% |          14      5.62%     50.20% |          14      5.62%     55.82% |          18      7.23%     63.05% |          21      8.43%     71.49% |          15      6.02%     77.51% |          16      6.43%     83.94% |          11      4.42%     88.35% |          11      4.42%     92.77% |           9      3.61%     96.39% |           9      3.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total          249                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          28     12.44%     12.44% |          13      5.78%     18.22% |          13      5.78%     24.00% |          13      5.78%     29.78% |          13      5.78%     35.56% |          12      5.33%     40.89% |          13      5.78%     46.67% |          13      5.78%     52.44% |          14      6.22%     58.67% |          13      5.78%     64.44% |          15      6.67%     71.11% |          13      5.78%     76.89% |          13      5.78%     82.67% |          11      4.89%     87.56% |          10      4.44%     92.00% |           9      4.00%     96.00% |           9      4.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total          225                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |         351     61.15%     61.15% |          13      2.26%     63.41% |          14      2.44%     65.85% |          14      2.44%     68.29% |          14      2.44%     70.73% |          14      2.44%     73.17% |          14      2.44%     75.61% |          14      2.44%     78.05% |          14      2.44%     80.49% |          14      2.44%     82.93% |          14      2.44%     85.37% |          14      2.44%     87.80% |          14      2.44%     90.24% |          14      2.44%     92.68% |          14      2.44%     95.12% |          14      2.44%     97.56% |          14      2.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total          574                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |         126      0.37%      0.37% |        2093      6.23%      6.60% |        2095      6.23%     12.84% |        2093      6.23%     19.06% |        2095      6.23%     25.30% |        2094      6.23%     31.53% |        2093      6.23%     37.75% |        2094      6.23%     43.98% |        2093      6.23%     50.21% |        2096      6.24%     56.45% |        2093      6.23%     62.67% |        2094      6.23%     68.90% |        2093      6.23%     75.13% |        2090      6.22%     81.35% |        2089      6.22%     87.56% |        2091      6.22%     93.78% |        2089      6.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total        33611                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         340     11.36%     11.36% |         158      5.28%     16.64% |         158      5.28%     21.92% |         158      5.28%     27.20% |         158      5.28%     32.48% |         165      5.51%     37.99% |         159      5.31%     43.30% |         164      5.48%     48.78% |         159      5.31%     54.09% |         163      5.45%     59.54% |         159      5.31%     64.85% |         158      5.28%     70.13% |         159      5.31%     75.44% |         183      6.11%     81.56% |         184      6.15%     87.70% |         184      6.15%     93.85% |         184      6.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         2993                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         395     40.43%     40.43% |          28      2.87%     43.30% |          27      2.76%     46.06% |          28      2.87%     48.93% |          27      2.76%     51.69% |          29      2.97%     54.66% |          28      2.87%     57.52% |          29      2.97%     60.49% |          28      2.87%     63.36% |          28      2.87%     66.22% |          28      2.87%     69.09% |          28      2.87%     71.95% |          28      2.87%     74.82% |          61      6.24%     81.06% |          62      6.35%     87.41% |          61      6.24%     93.65% |          62      6.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total          977                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          29     46.77%     46.77% |           0      0.00%     46.77% |           0      0.00%     46.77% |           0      0.00%     46.77% |           0      0.00%     46.77% |           0      0.00%     46.77% |           0      0.00%     46.77% |           2      3.23%     50.00% |           3      4.84%     54.84% |           7     11.29%     66.13% |           4      6.45%     72.58% |           5      8.06%     80.65% |           4      6.45%     87.10% |           1      1.61%     88.71% |           2      3.23%     91.94% |           3      4.84%     96.77% |           2      3.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           62                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           1      0.00%      0.00% |        2001      6.14%      6.14% |        2047      6.28%     12.41% |        2045      6.27%     18.68% |        2047      6.28%     24.96% |        2047      6.28%     31.24% |        2047      6.28%     37.51% |        2047      6.28%     43.79% |        2047      6.28%     50.06% |        2047      6.28%     56.34% |        2048      6.28%     62.62% |        2045      6.27%     68.89% |        2039      6.25%     75.14% |        2000      6.13%     81.27% |        2045      6.27%     87.54% |        2046      6.27%     93.82% |        2017      6.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total        32616                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          58     95.08%     95.08% |           1      1.64%     96.72% |           0      0.00%     96.72% |           0      0.00%     96.72% |           0      0.00%     96.72% |           1      1.64%     98.36% |           0      0.00%     98.36% |           0      0.00%     98.36% |           0      0.00%     98.36% |           1      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           61                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |         266     18.55%     18.55% |          64      4.46%     23.01% |          72      5.02%     28.03% |          66      4.60%     32.64% |          66      4.60%     37.24% |          71      4.95%     42.19% |          62      4.32%     46.51% |          69      4.81%     51.32% |          87      6.07%     57.39% |          84      5.86%     63.25% |          83      5.79%     69.04% |          79      5.51%     74.55% |          81      5.65%     80.20% |          70      4.88%     85.08% |          70      4.88%     89.96% |          67      4.67%     94.63% |          77      5.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total         1434                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |       20404      4.17%      4.17% |       29247      5.98%     10.15% |       29284      5.99%     16.13% |       29276      5.98%     22.12% |       29291      5.99%     28.10% |       29301      5.99%     34.09% |       29273      5.98%     40.08% |       29325      5.99%     46.07% |       29282      5.99%     52.06% |       29328      5.99%     58.05% |       29295      5.99%     64.04% |       29286      5.99%     70.02% |       29298      5.99%     76.01% |       29299      5.99%     82.00% |       29339      6.00%     88.00% |       29370      6.00%     94.00% |       29357      6.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       489255                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          28     12.56%     12.56% |          13      5.83%     18.39% |          13      5.83%     24.22% |          13      5.83%     30.04% |          13      5.83%     35.87% |          12      5.38%     41.26% |          13      5.83%     47.09% |          13      5.83%     52.91% |          14      6.28%     59.19% |          13      5.83%     65.02% |          14      6.28%     71.30% |          13      5.83%     77.13% |          13      5.83%     82.96% |          10      4.48%     87.44% |          10      4.48%     91.93% |           9      4.04%     95.96% |           9      4.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total          223                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          72     29.88%     29.88% |           9      3.73%     33.61% |           8      3.32%     36.93% |           9      3.73%     40.66% |           9      3.73%     44.40% |          10      4.15%     48.55% |           8      3.32%     51.87% |          11      4.56%     56.43% |          12      4.98%     61.41% |          14      5.81%     67.22% |          11      4.56%     71.78% |          12      4.98%     76.76% |          10      4.15%     80.91% |          12      4.98%     85.89% |          11      4.56%     90.46% |          11      4.56%     95.02% |          12      4.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total          241                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         452      1.73%      1.73% |        1595      6.11%      7.84% |        1596      6.11%     13.96% |        1595      6.11%     20.07% |        1596      6.11%     26.18% |        1597      6.12%     32.30% |        1595      6.11%     38.41% |        1598      6.12%     44.53% |        1595      6.11%     50.64% |        1598      6.12%     56.76% |        1595      6.11%     62.87% |        1596      6.11%     68.99% |        1595      6.11%     75.10% |        1625      6.23%     81.32% |        1625      6.23%     87.55% |        1626      6.23%     93.77% |        1625      6.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total        26104                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |        1574     91.51%     91.51% |          11      0.64%     92.15% |           8      0.47%     92.62% |           8      0.47%     93.08% |           8      0.47%     93.55% |           8      0.47%     94.01% |          12      0.70%     94.71% |           8      0.47%     95.17% |           9      0.52%     95.70% |           8      0.47%     96.16% |           9      0.52%     96.69% |           9      0.52%     97.21% |           8      0.47%     97.67% |          10      0.58%     98.26% |          10      0.58%     98.84% |          10      0.58%     99.42% |          10      0.58%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total         1720                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          22     13.58%     13.58% |           8      4.94%     18.52% |           9      5.56%     24.07% |           8      4.94%     29.01% |           9      5.56%     34.57% |           8      4.94%     39.51% |           8      4.94%     44.44% |           8      4.94%     49.38% |           9      5.56%     54.94% |           9      5.56%     60.49% |           9      5.56%     66.05% |           9      5.56%     71.60% |           9      5.56%     77.16% |           9      5.56%     82.72% |           9      5.56%     88.27% |          10      6.17%     94.44% |           9      5.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total          162                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |          11     40.74%     40.74% |           1      3.70%     44.44% |           1      3.70%     48.15% |           1      3.70%     51.85% |           1      3.70%     55.56% |           1      3.70%     59.26% |           1      3.70%     62.96% |           1      3.70%     66.67% |           1      3.70%     70.37% |           1      3.70%     74.07% |           1      3.70%     77.78% |           1      3.70%     81.48% |           1      3.70%     85.19% |           1      3.70%     88.89% |           1      3.70%     92.59% |           1      3.70%     96.30% |           1      3.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total           27                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           6      0.33%      0.33% |         363     19.93%     20.26% |           1      0.05%     20.32% |           1      0.05%     20.37% |           1      0.05%     20.43% |           1      0.05%     20.48% |           2      0.11%     20.59% |           1      0.05%     20.65% |           1      0.05%     20.70% |           1      0.05%     20.76% |           1      0.05%     20.81% |           1      0.05%     20.87% |           1      0.05%     20.92% |        1440     79.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         1821                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |       11400      4.62%      4.62% |       14748      5.97%     10.59% |       14722      5.96%     16.55% |       14719      5.96%     22.50% |       14723      5.96%     28.46% |       14738      5.97%     34.43% |       14725      5.96%     40.39% |       14751      5.97%     46.36% |       14703      5.95%     52.32% |       14724      5.96%     58.28% |       14712      5.96%     64.23% |       14704      5.95%     70.19% |       14720      5.96%     76.15% |       14725      5.96%     82.11% |       14731      5.96%     88.07% |       14737      5.97%     94.04% |       14731      5.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       247013                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       22381      9.87%      9.87% |       12743      5.62%     15.49% |       12697      5.60%     21.09% |       12699      5.60%     26.70% |       12697      5.60%     32.30% |       12697      5.60%     37.90% |       12697      5.60%     43.50% |       12696      5.60%     49.10% |       12695      5.60%     54.70% |       12696      5.60%     60.30% |       12694      5.60%     65.90% |       12698      5.60%     71.50% |       12704      5.60%     77.10% |       13005      5.74%     82.84% |       12959      5.72%     88.55% |       12959      5.72%     94.27% |       12988      5.73%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       226705                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |         340     62.16%     62.16% |          12      2.19%     64.35% |          13      2.38%     66.73% |          13      2.38%     69.10% |          13      2.38%     71.48% |          13      2.38%     73.86% |          13      2.38%     76.23% |          13      2.38%     78.61% |          13      2.38%     80.99% |          13      2.38%     83.36% |          13      2.38%     85.74% |          13      2.38%     88.12% |          13      2.38%     90.49% |          13      2.38%     92.87% |          13      2.38%     95.25% |          13      2.38%     97.62% |          13      2.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          547                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          38      0.12%      0.12% |        2015      6.14%      6.25% |        2061      6.28%     12.53% |        2059      6.27%     18.80% |        2061      6.28%     25.08% |        2061      6.28%     31.36% |        2061      6.28%     37.64% |        2061      6.28%     43.92% |        2061      6.28%     50.19% |        2049      6.24%     56.44% |        2050      6.24%     62.68% |        2047      6.24%     68.92% |        2039      6.21%     75.13% |        2014      6.14%     81.26% |        2061      6.28%     87.54% |        2061      6.28%     93.82% |        2029      6.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        32828                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         401     71.35%     71.35% |          11      1.96%     73.31% |          10      1.78%     75.09% |          10      1.78%     76.87% |          10      1.78%     78.65% |          10      1.78%     80.43% |          10      1.78%     82.21% |          11      1.96%     84.16% |          12      2.14%     86.30% |           7      1.25%     87.54% |           8      1.42%     88.97% |           7      1.25%     90.21% |           7      1.25%     91.46% |          12      2.14%     93.59% |          11      1.96%     95.55% |          11      1.96%     97.51% |          14      2.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          562                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          74      3.53%      3.53% |         375     17.87%     21.39% |          15      0.71%     22.11% |          13      0.62%     22.73% |          14      0.67%     23.39% |          14      0.67%     24.06% |          15      0.71%     24.77% |          14      0.67%     25.44% |          14      0.67%     26.11% |          16      0.76%     26.87% |          14      0.67%     27.54% |          14      0.67%     28.20% |          14      0.67%     28.87% |        1453     69.22%     98.09% |          13      0.62%     98.71% |          14      0.67%     99.38% |          13      0.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         2099                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          45      1.89%      1.89% |          42      1.76%      3.65% |         306     12.84%     16.49% |          17      0.71%     17.21% |          18      0.76%     17.96% |          18      0.76%     18.72% |          16      0.67%     19.39% |          18      0.76%     20.14% |          20      0.84%     20.98% |          20      0.84%     21.82% |          18      0.76%     22.58% |          20      0.84%     23.42% |          16      0.67%     24.09% |         345     14.48%     38.56% |        1432     60.09%     98.66% |          16      0.67%     99.33% |          16      0.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total         2383                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         377      1.17%      1.17% |        1834      5.70%      6.87% |        1932      6.00%     12.87% |        2221      6.90%     19.77% |        2221      6.90%     26.67% |        2227      6.92%     33.59% |        2221      6.90%     40.49% |        2228      6.92%     47.42% |        2221      6.90%     54.32% |        2230      6.93%     61.25% |        2224      6.91%     68.16% |        2223      6.91%     75.06% |        2226      6.92%     81.98% |         476      1.48%     83.46% |         830      2.58%     86.04% |        2248      6.98%     93.02% |        2246      6.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        32185                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         396      1.18%      1.18% |        2029      6.04%      7.22% |        2074      6.17%     13.39% |        2073      6.17%     19.56% |        2074      6.17%     25.74% |        2076      6.18%     31.92% |        2075      6.18%     38.10% |        2076      6.18%     44.28% |        2075      6.18%     50.45% |        2075      6.18%     56.63% |        2075      6.18%     62.81% |        2073      6.17%     68.98% |        2067      6.15%     75.13% |        2060      6.13%     81.27% |        2107      6.27%     87.54% |        2107      6.27%     93.81% |        2079      6.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        33591                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          32     12.85%     12.85% |          13      5.22%     18.07% |          14      5.62%     23.69% |          13      5.22%     28.92% |          13      5.22%     34.14% |          12      4.82%     38.96% |          14      5.62%     44.58% |          14      5.62%     50.20% |          14      5.62%     55.82% |          18      7.23%     63.05% |          21      8.43%     71.49% |          15      6.02%     77.51% |          16      6.43%     83.94% |          11      4.42%     88.35% |          11      4.42%     92.77% |           9      3.61%     96.39% |           9      3.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total          249                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          28     12.44%     12.44% |          13      5.78%     18.22% |          13      5.78%     24.00% |          13      5.78%     29.78% |          13      5.78%     35.56% |          12      5.33%     40.89% |          13      5.78%     46.67% |          13      5.78%     52.44% |          14      6.22%     58.67% |          13      5.78%     64.44% |          15      6.67%     71.11% |          13      5.78%     76.89% |          13      5.78%     82.67% |          11      4.89%     87.56% |          10      4.44%     92.00% |           9      4.00%     96.00% |           9      4.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total          225                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |         351     61.15%     61.15% |          13      2.26%     63.41% |          14      2.44%     65.85% |          14      2.44%     68.29% |          14      2.44%     70.73% |          14      2.44%     73.17% |          14      2.44%     75.61% |          14      2.44%     78.05% |          14      2.44%     80.49% |          14      2.44%     82.93% |          14      2.44%     85.37% |          14      2.44%     87.80% |          14      2.44%     90.24% |          14      2.44%     92.68% |          14      2.44%     95.12% |          14      2.44%     97.56% |          14      2.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total          574                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         135      4.51%      4.51% |         166      5.54%     10.05% |         219      7.31%     17.37% |         245      8.18%     25.55% |         215      7.18%     32.73% |         180      6.01%     38.74% |         203      6.78%     45.52% |         152      5.08%     50.60% |         200      6.68%     57.28% |         202      6.75%     64.03% |         190      6.35%     70.37% |         208      6.95%     77.32% |         215      7.18%     84.50% |         202      6.75%     91.25% |         152      5.08%     96.33% |         110      3.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         2994                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |        2068      6.14%      6.14% |        2154      6.40%     12.53% |        2135      6.34%     18.87% |        2140      6.35%     25.23% |        2120      6.29%     31.52% |        2121      6.30%     37.82% |        2107      6.26%     44.07% |        2079      6.17%     50.25% |        2076      6.16%     56.41% |        2123      6.30%     62.71% |        2133      6.33%     69.05% |        2053      6.10%     75.14% |        2085      6.19%     81.33% |        2080      6.18%     87.51% |        2107      6.26%     93.76% |        2101      6.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total        33682                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |      256897     91.20%     91.20% |       23930      8.49%     99.69% |          52      0.02%     99.71% |          53      0.02%     99.73% |          89      0.03%     99.76% |         112      0.04%     99.80% |          76      0.03%     99.83% |          80      0.03%     99.85% |          80      0.03%     99.88% |          47      0.02%     99.90% |          50      0.02%     99.92% |          32      0.01%     99.93% |          64      0.02%     99.95% |          63      0.02%     99.97% |          43      0.02%     99.99% |          30      0.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       281698                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1      0.44%      0.44% |          55     24.44%     24.89% |          29     12.89%     37.78% |          14      6.22%     44.00% |          12      5.33%     49.33% |          33     14.67%     64.00% |           4      1.78%     65.78% |           5      2.22%     68.00% |           2      0.89%     68.89% |           2      0.89%     69.78% |          33     14.67%     84.44% |           0      0.00%     84.44% |          14      6.22%     90.67% |           3      1.33%     92.00% |          17      7.56%     99.56% |           1      0.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total          225                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |          24      4.18%      4.18% |          49      8.54%     12.72% |          31      5.40%     18.12% |          43      7.49%     25.61% |          62     10.80%     36.41% |          63     10.98%     47.39% |          46      8.01%     55.40% |          47      8.19%     63.59% |          47      8.19%     71.78% |          31      5.40%     77.18% |          31      5.40%     82.58% |          11      1.92%     84.49% |          27      4.70%     89.20% |          39      6.79%     95.99% |          15      2.61%     98.61% |           8      1.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total          574                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          59      5.15%      5.15% |          74      6.46%     11.61% |          77      6.72%     18.32% |          79      6.89%     25.22% |          93      8.12%     33.33% |          94      8.20%     41.54% |          72      6.28%     47.82% |          69      6.02%     53.84% |          72      6.28%     60.12% |          76      6.63%     66.75% |          60      5.24%     71.99% |          43      3.75%     75.74% |          65      5.67%     81.41% |          78      6.81%     88.22% |          67      5.85%     94.07% |          68      5.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total         1146                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          23      4.09%      4.09% |          86     15.30%     19.40% |          62     11.03%     30.43% |          34      6.05%     36.48% |          29      5.16%     41.64% |          59     10.50%     52.14% |          19      3.38%     55.52% |          21      3.74%     59.25% |          20      3.56%     62.81% |          38      6.76%     69.57% |          48      8.54%     78.11% |          19      3.38%     81.49% |          27      4.80%     86.30% |          18      3.20%     89.50% |          34      6.05%     95.55% |          25      4.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          562                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |         108      5.93%      5.93% |         111      6.10%     12.03% |         114      6.26%     18.29% |         126      6.92%     25.21% |         114      6.26%     31.47% |         118      6.48%     37.95% |         116      6.37%     44.32% |         113      6.21%     50.52% |         112      6.15%     56.67% |         112      6.15%     62.82% |         114      6.26%     69.08% |         109      5.99%     75.07% |         116      6.37%     81.44% |         116      6.37%     87.81% |         115      6.32%     94.12% |         107      5.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total         1821                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |         131      5.50%      5.50% |         197      8.27%     13.76% |         176      7.39%     21.15% |         160      6.71%     27.86% |         143      6.00%     33.86% |         177      7.43%     41.29% |         135      5.67%     46.96% |         134      5.62%     52.58% |         132      5.54%     58.12% |         150      6.29%     64.41% |         162      6.80%     71.21% |         128      5.37%     76.58% |         143      6.00%     82.58% |         134      5.62%     88.21% |         149      6.25%     94.46% |         132      5.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total         2383                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       24689     68.74%     68.74% |        8360     23.28%     92.02% |         213      0.59%     92.61% |         210      0.58%     93.20% |         253      0.70%     93.90% |         285      0.79%     94.70% |         219      0.61%     95.31% |         218      0.61%     95.91% |         216      0.60%     96.51% |         181      0.50%     97.02% |         201      0.56%     97.58% |         145      0.40%     97.98% |         199      0.55%     98.54% |         189      0.53%     99.06% |         180      0.50%     99.56% |         157      0.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total        35915                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          25      6.54%      6.54% |          25      6.54%     13.09% |          26      6.81%     19.90% |          28      7.33%     27.23% |          26      6.81%     34.03% |          26      6.81%     40.84% |          19      4.97%     45.81% |          18      4.71%     50.52% |          20      5.24%     55.76% |          25      6.54%     62.30% |          24      6.28%     68.59% |          22      5.76%     74.35% |          28      7.33%     81.68% |          27      7.07%     88.74% |          21      5.50%     94.24% |          22      5.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          382                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           0      0.00%      0.00% |           2      3.17%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |          16     25.40%     28.57% |           1      1.59%     30.16% |           2      3.17%     33.33% |           0      0.00%     33.33% |           1      1.59%     34.92% |          17     26.98%     61.90% |           2      3.17%     65.08% |           1      1.59%     66.67% |           1      1.59%     68.25% |           0      0.00%     68.25% |           3      4.76%     73.02% |          17     26.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           63                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |          34      4.85%      4.85% |          47      6.70%     11.55% |          51      7.28%     18.83% |          51      7.28%     26.11% |          51      7.28%     33.38% |          67      9.56%     42.94% |          51      7.28%     50.21% |          51      7.28%     57.49% |          51      7.28%     64.76% |          34      4.85%     69.61% |          34      4.85%     74.47% |          20      2.85%     77.32% |          36      5.14%     82.45% |          51      7.28%     89.73% |          43      6.13%     95.86% |          29      4.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          701                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |         110      4.21%      4.21% |         141      5.40%      9.61% |         193      7.39%     17.00% |         217      8.31%     25.31% |         189      7.24%     32.54% |         154      5.90%     38.44% |         184      7.04%     45.48% |         134      5.13%     50.61% |         180      6.89%     57.50% |         177      6.78%     64.28% |         166      6.36%     70.64% |         186      7.12%     77.76% |         187      7.16%     84.92% |         175      6.70%     91.62% |         131      5.02%     96.63% |          88      3.37%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total         2612                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |        1812      6.21%      6.21% |        1811      6.20%     12.41% |        1827      6.26%     18.67% |        1837      6.29%     24.96% |        1825      6.25%     31.22% |        1804      6.18%     37.40% |        1833      6.28%     43.67% |        1812      6.21%     49.88% |        1810      6.20%     56.08% |        1841      6.31%     62.39% |        1843      6.31%     68.70% |        1812      6.21%     74.91% |        1821      6.24%     81.15% |        1822      6.24%     87.39% |        1838      6.30%     93.69% |        1843      6.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total        29191                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1      0.45%      0.45% |          55     24.66%     25.11% |          29     13.00%     38.12% |          14      6.28%     44.39% |          12      5.38%     49.78% |          33     14.80%     64.57% |           4      1.79%     66.37% |           5      2.24%     68.61% |           2      0.90%     69.51% |           2      0.90%     70.40% |          31     13.90%     84.30% |           0      0.00%     84.30% |          14      6.28%     90.58% |           3      1.35%     91.93% |          17      7.62%     99.55% |           1      0.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total          223                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         125      6.14%      6.14% |         144      7.07%     13.21% |         132      6.48%     19.70% |         143      7.02%     26.72% |         136      6.68%     33.40% |         139      6.83%     40.23% |         137      6.73%     46.95% |         133      6.53%     53.49% |         133      6.53%     60.02% |         115      5.65%     65.67% |         118      5.80%     71.46% |         112      5.50%     76.96% |         120      5.89%     82.86% |         123      6.04%     88.90% |         117      5.75%     94.65% |         109      5.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         2036                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           2      3.23%      3.23% |           2      3.23%      6.45% |           1      1.61%      8.06% |           2      3.23%     11.29% |          20     32.26%     43.55% |          17     27.42%     70.97% |           1      1.61%     72.58% |           1      1.61%     74.19% |           1      1.61%     75.81% |           1      1.61%     77.42% |           1      1.61%     79.03% |           0      0.00%     79.03% |          12     19.35%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           1      1.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           62                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |         131      5.50%      5.50% |         197      8.27%     13.76% |         176      7.39%     21.15% |         160      6.71%     27.86% |         143      6.00%     33.86% |         177      7.43%     41.29% |         135      5.67%     46.96% |         134      5.62%     52.58% |         132      5.54%     58.12% |         150      6.29%     64.41% |         162      6.80%     71.21% |         128      5.37%     76.58% |         143      6.00%     82.58% |         134      5.62%     88.21% |         149      6.25%     94.46% |         132      5.54%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total         2383                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |       24527     74.71%     74.71% |        8110     24.70%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |          17      0.05%     99.47% |          28      0.09%     99.56% |          24      0.07%     99.63% |          28      0.09%     99.71% |          28      0.09%     99.80% |          12      0.04%     99.84% |          14      0.04%     99.88% |          12      0.04%     99.91% |          16      0.05%     99.96% |          12      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total        32828                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |          24      4.18%      4.18% |          49      8.54%     12.72% |          31      5.40%     18.12% |          43      7.49%     25.61% |          62     10.80%     36.41% |          63     10.98%     47.39% |          46      8.01%     55.40% |          47      8.19%     63.59% |          47      8.19%     71.78% |          31      5.40%     77.18% |          31      5.40%     82.58% |          11      1.92%     84.49% |          27      4.70%     89.20% |          39      6.79%     95.99% |          15      2.61%     98.61% |           8      1.39%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total          574                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           0      0.00%      0.00% |           2      3.17%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |          16     25.40%     28.57% |           1      1.59%     30.16% |           2      3.17%     33.33% |           0      0.00%     33.33% |           1      1.59%     34.92% |          17     26.98%     61.90% |           2      3.17%     65.08% |           1      1.59%     66.67% |           1      1.59%     68.25% |           0      0.00%     68.25% |           3      4.76%     73.02% |          17     26.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           63                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          25      6.54%      6.54% |          25      6.54%     13.09% |          26      6.81%     19.90% |          28      7.33%     27.23% |          26      6.81%     34.03% |          26      6.81%     40.84% |          19      4.97%     45.81% |          18      4.71%     50.52% |          20      5.24%     55.76% |          25      6.54%     62.30% |          24      6.28%     68.59% |          22      5.76%     74.35% |          28      7.33%     81.68% |          27      7.07%     88.74% |          21      5.50%     94.24% |          22      5.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          382                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |          34      4.85%      4.85% |          47      6.70%     11.55% |          51      7.28%     18.83% |          51      7.28%     26.11% |          51      7.28%     33.38% |          67      9.56%     42.94% |          51      7.28%     50.21% |          51      7.28%     57.49% |          51      7.28%     64.76% |          34      4.85%     69.61% |          34      4.85%     74.47% |          20      2.85%     77.32% |          36      5.14%     82.45% |          51      7.28%     89.73% |          43      6.13%     95.86% |          29      4.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          701                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1      0.44%      0.44% |          55     24.44%     24.89% |          29     12.89%     37.78% |          14      6.22%     44.00% |          13      5.78%     49.78% |          33     14.67%     64.44% |           4      1.78%     66.22% |           5      2.22%     68.44% |           2      0.89%     69.33% |           2      0.89%     70.22% |          32     14.22%     84.44% |           0      0.00%     84.44% |          14      6.22%     90.67% |           3      1.33%     92.00% |          17      7.56%     99.56% |           1      0.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total          225                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |      232334     93.64%     93.64% |       15771      6.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total       248105                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       24688     69.17%     69.17% |        8305     23.27%     92.44% |         184      0.52%     92.96% |         196      0.55%     93.51% |         240      0.67%     94.18% |         252      0.71%     94.89% |         215      0.60%     95.49% |         213      0.60%     96.09% |         214      0.60%     96.69% |         179      0.50%     97.19% |         169      0.47%     97.66% |         145      0.41%     98.07% |         185      0.52%     98.59% |         186      0.52%     99.11% |         163      0.46%     99.56% |         156      0.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total        35690                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          22      4.14%      4.14% |          68     12.78%     16.92% |          61     11.47%     28.38% |          34      6.39%     34.77% |          28      5.26%     40.04% |          59     11.09%     51.13% |          19      3.57%     54.70% |          20      3.76%     58.46% |          20      3.76%     62.22% |          38      7.14%     69.36% |          41      7.71%     77.07% |          19      3.57%     80.64% |          27      5.08%     85.71% |          18      3.38%     89.10% |          34      6.39%     95.49% |          24      4.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          532                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |         108      5.97%      5.97% |         110      6.08%     12.06% |         114      6.31%     18.36% |         115      6.36%     24.72% |         114      6.31%     31.03% |         118      6.53%     37.56% |         116      6.42%     43.97% |         113      6.25%     50.22% |         112      6.19%     56.42% |         112      6.19%     62.61% |         114      6.31%     68.92% |         109      6.03%     74.94% |         116      6.42%     81.36% |         116      6.42%     87.78% |         114      6.31%     94.08% |         107      5.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1808                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           1      2.33%      2.33% |          19     44.19%     46.51% |           1      2.33%     48.84% |          11     25.58%     74.42% |           1      2.33%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           1      2.33%     79.07% |           0      0.00%     79.07% |           0      0.00%     79.07% |           7     16.28%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           0      0.00%     95.35% |           1      2.33%     97.67% |           1      2.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total           43                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           1      3.33%      3.33% |          18     60.00%     63.33% |           1      3.33%     66.67% |           0      0.00%     66.67% |           1      3.33%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1      3.33%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           7     23.33%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           1      3.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total           30                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |          11     84.62%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean::total           13                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |         130      5.56%      5.56% |         178      7.61%     13.16% |         175      7.48%     20.64% |         149      6.37%     27.01% |         142      6.07%     33.08% |         177      7.56%     40.64% |         135      5.77%     46.41% |         133      5.68%     52.09% |         132      5.64%     57.74% |         150      6.41%     64.15% |         155      6.62%     70.77% |         128      5.47%     76.24% |         143      6.11%     82.35% |         134      5.73%     88.08% |         148      6.32%     94.40% |         131      5.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total         2340                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       283840                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     7.560407                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.603849                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    18.582092                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      283776     99.98%     99.98% |          57      0.02%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       283840                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       250167                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000080                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000055                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.008941                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      250147     99.99%     99.99% |          20      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       250167                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples        33673                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    56.299082                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    53.605162                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    14.676012                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |       33609     99.81%     99.81% |          57      0.17%     99.98% |           6      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total        33673                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       193181                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.838835                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.027279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    13.673174                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      192484     99.64%     99.64% |         677      0.35%     99.99% |          14      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       193181                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       192177                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.004272                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.001185                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.654075                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      192173    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       192177                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples         1004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   161.583665                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   141.431185                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   101.236365                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |         309     30.78%     30.78% |         675     67.23%     98.01% |          14      1.39%     99.40% |           0      0.00%     99.40% |           0      0.00%     99.40% |           0      0.00%     99.40% |           0      0.00%     99.40% |           0      0.00%     99.40% |           1      0.10%     99.50% |           5      0.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total         1004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       492249                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.440259                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.025327                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     7.542002                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      491867     99.92%     99.92% |         358      0.07%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       492249                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       489255                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      489255    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       489255                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         2994                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.383768                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    61.076136                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    64.388382                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        2612     87.24%     87.24% |         358     11.96%     99.20% |          19      0.63%     99.83% |           0      0.00%     99.83% |           1      0.03%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           1      0.03%     99.90% |           3      0.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         2994                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples          416                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     9.778846                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.545170                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    33.707661                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |         382     91.83%     91.83% |           4      0.96%     92.79% |          24      5.77%     98.56% |           0      0.00%     98.56% |           0      0.00%     98.56% |           2      0.48%     99.04% |           0      0.00%     99.04% |           3      0.72%     99.76% |           1      0.24%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total          416                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples          382                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.096859                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.069442                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.296153                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         345     90.31%     90.31% |          37      9.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total          382                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           34                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   107.323529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    96.513893                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    60.098263                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           4     11.76%     11.76% |          24     70.59%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           2      5.88%     88.24% |           0      0.00%     88.24% |           3      8.82%     97.06% |           1      2.94%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           34                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        33543                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   637.083922                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   478.151431                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   296.992692                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |        1481      4.42%      4.42% |        8045     23.98%     28.40% |         223      0.66%     29.06% |         341      1.02%     30.08% |         574      1.71%     31.79% |         688      2.05%     33.84% |       22191     66.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        33543                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          765                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         765    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          765                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        32778                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   651.929373                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   552.208857                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   283.900828                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |         716      2.18%      2.18% |        8045     24.54%     26.73% |         223      0.68%     27.41% |         341      1.04%     28.45% |         574      1.75%     30.20% |         688      2.10%     32.30% |       22191     67.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        32778                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        33543                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       33543    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        33543                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        33543                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       33543    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        33543                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count         4880                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.001711                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count         4880                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.001720                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time         8658                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     1.774180                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count         4880                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.001711                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count         4880                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.002502                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles          212                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples         1830                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.168306                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.150311                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1         1782     97.38%     97.38% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3           12      0.66%     98.03% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5            2      0.11%     98.14% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7            8      0.44%     98.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9           22      1.20%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            1      0.05%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::12-13            1      0.05%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::14-15            1      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-17            1      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total         1830                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits       193998                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses         3206                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses       197204                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits       101867                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         1544                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses       103411                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count       300615                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.105406                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        10323                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.034340                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count         7215                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.005059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          527                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          934                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000655                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count         7247                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.002541                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count         3169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.001111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples         6717                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.028584                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.490911                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-1         6681     99.46%     99.46% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2-3           12      0.18%     99.64% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-5           12      0.18%     99.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6-7            4      0.06%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-9            3      0.04%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::12-13            1      0.01%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::14-15            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-17            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total         6717                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits        27574                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         4135                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses        31709                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits        29247                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses        29405                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count        61114                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.021427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_avg_stall_time     0.005449                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         4306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.003019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count         2398                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000841                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count         2772                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.001944                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         4319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.001514                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         2459                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000862                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::samples         6452                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::mean     0.032238                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::stdev     0.491959                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::0-3         6423     99.55%     99.55% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::4-7           19      0.29%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::8-11            6      0.09%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::12-15            3      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::16-19            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::total         6452                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits        27507                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses         4187                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses        31694                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits        29295                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses          159                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses        29454                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_msg_count        61148                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_buf_msgs     0.021439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_avg_stall_time     0.005446                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_msg_count         4360                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_buf_msgs     0.003057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_msg_count         2070                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_buf_msgs     0.000726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_buf_msgs     0.001458                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_buf_msgs     0.001536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::samples         6439                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::mean     0.048765                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::stdev     0.661915                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::0-3         6400     99.39%     99.39% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::4-7           19      0.30%     99.69% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::8-11           12      0.19%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::12-15            5      0.08%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::total         6439                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits        27499                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses        31684                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits        29286                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses          158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses        29444                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_msg_count        61128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_buf_msgs     0.021432                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_avg_stall_time     0.005448                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_buf_msgs     0.003055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_buf_msgs     0.000725                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_msg_count         2075                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_buf_msgs     0.001455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_msg_count         2120                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::samples         6423                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::mean     0.042348                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::stdev     0.616962                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::0-3         6388     99.46%     99.46% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::4-7           20      0.31%     99.77% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::8-11            8      0.12%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::12-15            5      0.08%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::16-19            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::total         6423                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits        27522                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses         4177                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses        31699                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits        29298                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses          159                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses        29457                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_msg_count        61156                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_buf_msgs     0.021441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_avg_stall_time     0.005445                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_msg_count         4350                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_buf_msgs     0.003050                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_msg_count         2057                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_buf_msgs     0.000721                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_msg_count         2065                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_buf_msgs     0.001448                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_msg_count         2110                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_buf_msgs     0.000740                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::samples         7849                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::mean     0.026500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::stdev     0.453001                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::0-3         7820     99.63%     99.63% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::4-7           19      0.24%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::8-11            7      0.09%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::12-15            1      0.01%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::16-19            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::total         7849                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits        27819                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses         4162                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses        31981                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits        29299                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses          183                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses        29482                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_msg_count        61463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_buf_msgs     0.021549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_avg_stall_time     0.005418                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_msg_count         4359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_buf_msgs     0.003057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_msg_count         3478                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_msg_count         4930                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_buf_msgs     0.003457                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_msg_count         4371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_buf_msgs     0.001532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_msg_count         3869                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_buf_msgs     0.001356                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::samples         6500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::mean     0.039692                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::stdev     0.588362                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::0-3         6467     99.49%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::4-7           21      0.32%     99.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::8-11            6      0.09%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::12-15            3      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::total         6500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits        27779                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses         4208                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses        31987                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits        29339                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses          184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses        29523                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_msg_count        61510                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_buf_msgs     0.021566                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_avg_stall_time     0.005414                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_msg_count         4406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_buf_msgs     0.003089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_buf_msgs     6.069611                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_buf_msgs     0.001468                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_msg_count         3562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_buf_msgs     0.001249                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::samples         6500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::mean     0.039385                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::stdev     0.568702                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::0-3         6467     99.49%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::4-7           23      0.35%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::8-11            5      0.08%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::12-15            3      0.05%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::16-19            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::total         6500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits        27783                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses         4210                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses        31993                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits        29370                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses          184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses        29554                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_msg_count        61547                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_buf_msgs     0.021579                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_avg_stall_time     0.005410                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_msg_count         4408                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_buf_msgs     0.003091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_buf_msgs     0.001468                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_msg_count         2146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_buf_msgs     0.000752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::samples         6441                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::mean     0.050303                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::stdev     0.648900                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::0-3         6400     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::4-7           24      0.37%     99.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::8-11           11      0.17%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::12-15            4      0.06%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::16-19            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::total         6441                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_hits        27815                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_misses         4179                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_accesses        31994                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_hits        29357                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_misses          184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_accesses        29541                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_msg_count        61535                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_buf_msgs     0.021574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_avg_stall_time     0.005412                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers16.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_buf_msgs     0.003069                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_msg_count         2055                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_buf_msgs     0.000720                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_msg_count         2069                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_buf_msgs     0.001451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_msg_count         2117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples         6448                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.036290                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.613623                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-3         6419     99.55%     99.55% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-7           18      0.28%     99.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-11            5      0.08%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::12-15            2      0.03%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-19            3      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total         6448                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits        27508                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses         4182                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses        31690                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits        29284                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses        29442                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count        61132                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.021433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_avg_stall_time     0.005447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.003053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.000729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.001466                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count         2408                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000844                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples         6443                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.031041                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.492381                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-3         6414     99.55%     99.55% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-7           21      0.33%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-11            5      0.08%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::12-15            1      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-19            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total         6443                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits        27500                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses         4179                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses        31679                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits        29276                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses        29434                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count        61113                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.021426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_avg_stall_time     0.005449                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count         4351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.003051                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     7.015676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.001465                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.001530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count         2116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples         6448                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.032878                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.549268                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-3         6421     99.58%     99.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::4-7           16      0.25%     99.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-11            5      0.08%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::12-15            3      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total         6448                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits        27503                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses         4182                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses        31685                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits        29291                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses        29449                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count        61134                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.021434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_avg_stall_time     0.005447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.003053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.001467                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples         6455                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.039349                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.609043                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-3         6422     99.49%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::4-7           20      0.31%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-11            6      0.09%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::12-15            3      0.05%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-19            4      0.06%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total         6455                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits        27522                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses         4182                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses        31704                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits        29301                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          165                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses        29466                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count        61170                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.021446                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_avg_stall_time     0.005444                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count         4361                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.003058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.001468                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count         2120                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples         6449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.038145                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.608385                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-3         6416     99.49%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::4-7           22      0.34%     99.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-11            7      0.11%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::12-15            1      0.02%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-19            1      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::20-23            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total         6449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits        27504                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses         4181                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses        31685                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits        29273                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          159                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses        29432                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count        61117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.021428                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_avg_stall_time     0.005449                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.003053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.001468                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples         6461                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.036527                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.562967                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-3         6432     99.55%     99.55% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::4-7           18      0.28%     99.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-11            6      0.09%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::12-15            2      0.03%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total         6461                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits        27532                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses        31717                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits        29325                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses        29489                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count        61206                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.021459                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_avg_stall_time     0.005441                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.003059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count         2084                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count         2096                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.001470                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.001535                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples         6458                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.037163                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     0.571791                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-3         6425     99.49%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::4-7           21      0.33%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-11            7      0.11%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::12-15            2      0.03%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-19            3      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total         6458                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits        27503                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses        31688                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits        29282                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          159                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses        29441                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count        61129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.021432                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_avg_stall_time     0.005447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count         4358                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.003056                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.001472                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count         2123                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::samples         6457                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::mean     0.032833                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::stdev     0.464515                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::0-3         6424     99.49%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::4-7           25      0.39%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::8-11            6      0.09%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::12-15            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::16-19            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::total         6457                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits        27521                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses         4191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses        31712                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits        29328                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses        29491                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_msg_count        61203                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_buf_msgs     0.021458                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_avg_stall_time     0.010882                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_buf_msgs     0.003063                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_buf_msgs     0.000726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_buf_msgs     0.001458                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_msg_count         2124                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_buf_msgs     0.000745                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles        47351                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples        51801                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean  1753.535356                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev  1930.683437                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-511        27884     53.83%     53.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::512-1023          208      0.40%     54.23% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1024-1535          435      0.84%     55.07% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1536-2047          383      0.74%     55.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::2048-2559           82      0.16%     55.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::2560-3071          571      1.10%     57.07% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::3072-3583          526      1.02%     58.09% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::3584-4095        17001     32.82%     90.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::4096-4607         4711      9.09%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total        51801                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count          285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        24659                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.008645                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count        27156                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     6.217258                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time   5896153944                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count       232334                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time 217121.591692                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits         2054                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        24943                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        26997                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count         2498                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.001596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count          416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        24987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.008760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.fullyBusyCycles            9                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples        19411                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean    62.271083                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev    77.622558                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-511        19411    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total        19411                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count          300                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000210                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count         8362                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.002932                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count        10935                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.331258                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_time    310990365                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_count        15771                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_avg_stall_time 28439.905350                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits         2156                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses         8607                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses        10763                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count         2628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.001658                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count          497                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count         8712                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.003054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::samples         3012                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::mean     0.611222                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::stdev     3.080873                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::0-511         3012    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::total         3012                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_msg_count          302                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_buf_msgs     0.000212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_msg_count          208                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_msg_count         2809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_buf_msgs     0.001089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_stall_time        98901                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_stall_count           10                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_avg_stall_time    35.208615                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_hits         2167                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_misses          478                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_accesses         2645                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_msg_count         2633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_buf_msgs     0.001672                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_msg_count          464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_msg_count          528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::samples         2748                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::mean     0.395197                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::stdev     1.748557                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::0-511         2748    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::total         2748                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_msg_count          285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_buf_msgs     0.000200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_msg_count          140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_msg_count         2687                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_buf_msgs     0.000942                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_hits         2118                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_misses          425                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_accesses         2543                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_msg_count         2547                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_buf_msgs     0.001636                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_msg_count          413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_msg_count          438                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::samples         2955                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::mean     0.600338                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::stdev     2.311184                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::0-511         2955    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::total         2955                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_msg_count          301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_buf_msgs     0.000211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_msg_count          173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_msg_count         2774                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_buf_msgs     0.000973                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_hits         2157                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_misses          460                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_accesses         2617                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_msg_count         2615                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_buf_msgs     0.001668                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_msg_count          444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_msg_count          504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::samples         2921                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::mean     0.563163                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::stdev     2.228904                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::0-511         2921    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::total         2921                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_buf_msgs     0.000212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_msg_count          149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_msg_count         2744                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_buf_msgs     0.000967                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_stall_time         4329                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_stall_count            1                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_avg_stall_time     1.577624                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_hits         2126                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_misses          449                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_accesses         2575                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_msg_count         2598                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_buf_msgs     0.001655                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_msg_count          437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_msg_count          485                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::samples         2879                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::mean     0.424453                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::stdev     1.832200                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::0-511         2879    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::total         2879                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_msg_count          166                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_msg_count         2701                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_buf_msgs     0.000947                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_hits         2105                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_misses          453                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_accesses         2558                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_msg_count         2552                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_buf_msgs     0.001627                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_msg_count          453                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_msg_count          489                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_buf_msgs     0.000171                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::samples         2739                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::mean     0.403797                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::stdev     1.759603                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::0-511         2739    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::total         2739                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_msg_count          291                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_msg_count          133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_msg_count         2605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_buf_msgs     0.000913                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_hits         2044                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_misses          423                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_accesses         2467                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_msg_count         2473                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_buf_msgs     0.001583                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_msg_count          423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_msg_count          451                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples         3108                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.490347                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     1.978051                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-511         3108    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total         3108                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count          308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000216                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count          205                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count         2836                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.000994                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits         2189                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses          484                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses         2673                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count         2660                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.001690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count          484                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          553                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples         3104                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.502577                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     1.951390                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-511         3104    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total         3104                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count          307                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count          174                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count         2865                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits         2222                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses          467                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses         2689                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count         2705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.001722                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count          467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          535                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples         3130                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.511182                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     1.965353                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-511         3130    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total         3130                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count          318                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000223                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count          173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count         2866                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.001005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits         2191                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses          478                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses         2669                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count         2706                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.001713                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count          461                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples         3242                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.525601                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     2.047294                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-511         3242    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total         3242                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count          323                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000226                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count          238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count         2886                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.001012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits         2156                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses          528                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses         2684                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count         2681                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.001684                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count          500                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples         2997                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.486486                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     1.940942                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-511         2997    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total         2997                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count          312                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count          163                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count         2822                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.000989                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits         2168                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses          471                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses         2639                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count         2663                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.001692                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          523                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples         2918                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.469500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     1.896968                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-511         2918    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total         2918                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count          309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count          167                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count         2739                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.000960                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits         2089                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses          471                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses         2560                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count         2577                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.001634                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count          443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          516                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000181                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::samples         2957                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::mean     0.459926                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::stdev     1.891375                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::0-511         2957    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::total         2957                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_msg_count          315                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_buf_msgs     0.000221                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_msg_count          162                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_msg_count         2786                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_hits         2132                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_misses          475                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_accesses         2607                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_msg_count         2626                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_buf_msgs     0.001667                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_msg_count          512                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::samples         2962                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::mean     0.384875                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::stdev     1.733439                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::0-511         2962    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::total         2962                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_msg_count          317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_msg_count          164                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_msg_count         2790                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_buf_msgs     0.000978                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_hits         2148                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_misses          479                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_accesses         2627                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_msg_count         2628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_buf_msgs     0.001674                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_msg_count          467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_msg_count          495                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       288888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      2311104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       136464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      1091712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       335183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     24133176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       160327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      1282616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         5364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       386208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control          430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control         3440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         4306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.002091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count         2772                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.001346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         2459                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.001194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_buf_msgs     0.002115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_buf_msgs     0.001016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_msg_count         2408                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_buf_msgs     0.001169                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_buf_msgs     0.002116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_msg_count         2075                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_buf_msgs     0.001008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_msg_count         2120                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_buf_msgs     0.001030                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_msg_count         4350                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_buf_msgs     0.002113                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_msg_count         2065                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_buf_msgs     0.001003                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_msg_count         2110                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_buf_msgs     0.001025                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_msg_count         4359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_buf_msgs     0.002117                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_msg_count         4930                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_buf_msgs     0.002394                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_msg_count         3869                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_buf_msgs     0.001879                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_msg_count         4406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_buf_msgs     0.002140                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_msg_count         3562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_buf_msgs     0.001730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_msg_count         4408                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_buf_msgs     0.002141                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_msg_count         2146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_buf_msgs     0.001042                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_buf_msgs     0.002126                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_msg_count         2069                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_buf_msgs     0.001005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_msg_count         2117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_buf_msgs     0.001028                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_msg_count         4351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_buf_msgs     0.002113                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_buf_msgs     0.001015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_msg_count         2116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_buf_msgs     0.001028                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_buf_msgs     0.002115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_buf_msgs     0.001016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_buf_msgs     0.001029                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_msg_count         4361                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_buf_msgs     0.002118                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_buf_msgs     0.001016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_msg_count         2120                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_buf_msgs     0.001030                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_buf_msgs     0.002115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_buf_msgs     0.001016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_buf_msgs     0.001029                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_buf_msgs     0.002119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_msg_count         2096                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_buf_msgs     0.001018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_buf_msgs     0.001030                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_msg_count         4358                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_buf_msgs     0.002116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_buf_msgs     0.001019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_msg_count         2123                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_buf_msgs     0.001031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_buf_msgs     0.002121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_buf_msgs     0.001010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_msg_count         2124                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_buf_msgs     0.001032                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_msg_count         4360                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_buf_msgs     0.002117                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_buf_msgs     0.001010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_buf_msgs     0.001031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     0.882609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         4293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        34344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2         2398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2        19184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1         7043                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1       507096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         2459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        19672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         4319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.001514                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count         2398                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.000841                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         4306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.001532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_stall_time        21645                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_avg_stall_time     5.026707                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count         2772                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.001511                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time       511821                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time   184.639610                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         2459                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.000862                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization 20478.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     0.994553                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count         6717                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       327656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       273920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy        17120                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2         2398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2        19184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         4280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       308160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization 15868.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     0.770665                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count         9537                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes       253896                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes       177600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time       533466                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy        11118                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time    55.936458                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         0.34                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         4293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        34344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1         2763                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1       198936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         2459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        19672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized     0.809651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Control::0         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Control::0        34720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Data::1         6410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Data::1       461520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::2         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::2        19264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_buf_msgs     0.000729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_stall_time        17649                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_avg_stall_time     4.053514                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_buf_msgs     0.000752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_avg_stall_time     8.758967                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_msg_count         2408                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_buf_msgs     0.000844                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization        20532                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization     0.997152                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count         6448                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes       328512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization 12810.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization     0.622151                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count         8853                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes       204968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time        35964                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time     4.062352                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Control::0         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Control::0        34720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::2         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::2        19264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.percent_links_utilized     0.804236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Data::1         6393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Data::1       460296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::1           54                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::2         2120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::1          432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::2        16960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_buf_msgs     0.000725                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_buf_msgs     0.001553                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_stall_time        23976                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_avg_stall_time     5.502869                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_msg_count         2075                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_buf_msgs     0.000741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_stall_time        12654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_avg_stall_time     6.098313                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_msg_count         2120                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.acc_link_utilization 20539.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.link_utilization     0.997516                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_count         6439                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_bytes       328632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.acc_link_utilization        12580                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.link_utilization     0.610957                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_count         8552                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_bytes       201280                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_data_msg_bytes       132864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_wait_time        36630                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_bw_sat_cy         8308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_msg_wait_time     4.283209                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Data::1         2063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Data::1       148536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::2         2120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::2        16960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.percent_links_utilized     0.802257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Control::0         4336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Control::0        34688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Request_Control::2         2057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Request_Control::2        16456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Data::1         6378                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Data::1       459216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::1           53                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::2         2110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::1          424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::2        16880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_msg_count         2057                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_buf_msgs     0.000721                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_msg_count         4350                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_avg_stall_time     4.363448                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_msg_count         2065                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_buf_msgs     0.000735                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_stall_time        10656                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_avg_stall_time     5.160291                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_msg_count         2110                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_buf_msgs     0.000740                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.acc_link_utilization 20503.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.link_utilization     0.995767                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_count         6423                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_bytes       328056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_data_msg_bytes       276672                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_bw_sat_cy        17292                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Request_Control::2         2057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Request_Control::2        16456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Data::1         4323                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Data::1       311256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.acc_link_utilization 12534.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.link_utilization     0.608747                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_count         8525                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_bytes       200552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_data_msg_bytes       132352                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_wait_time        29637                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_bw_sat_cy         8273                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_msg_wait_time     3.476481                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Control::0         4336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Control::0        34688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Data::1         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Data::1       147960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::2         2110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::2        16880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.percent_links_utilized     1.155075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Control::0         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Control::0        34760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Request_Control::2         3478                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Request_Control::2        27824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Data::1         9253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Data::1       666216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::2         3869                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::2        30952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_msg_count         4371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_buf_msgs     0.001532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_msg_count         3478                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_msg_count         4359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_buf_msgs     0.001553                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_stall_time        23310                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_avg_stall_time     5.347557                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_msg_count         4930                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_buf_msgs     0.003831                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_stall_time      1997334                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_avg_stall_time   405.138742                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_msg_count         3869                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_buf_msgs     0.001358                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_avg_stall_time     0.430344                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.acc_link_utilization 21264.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.link_utilization     1.032726                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_count         7849                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_bytes       340232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_data_msg_bytes       277440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_bw_sat_cy        17340                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Request_Control::2         3478                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Request_Control::2        27824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Data::1         4335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Data::1       312120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.acc_link_utilization        26303                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.link_utilization     1.277424                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_count        13158                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_bytes       420848                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_data_msg_bytes       315584                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_wait_time      2022309                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_bw_sat_cy        19910                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_msg_wait_time   153.694254                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Control::0         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Control::0        34760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Data::1         4918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Data::1       354096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::2         3869                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::2        30952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.percent_links_utilized     0.830304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Control::0         4392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Control::0        35136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Data::1         6465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Data::1       465480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::1           46                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::2         3562                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::1          368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::2        28496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_msg_count         4406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_buf_msgs     0.001563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_avg_stall_time     3.930095                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_buf_msgs     0.000753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_avg_stall_time     8.746418                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_msg_count         3562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_buf_msgs     0.001249                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.acc_link_utilization        20778                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.link_utilization     1.009099                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_count         6500                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_bytes       332448                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_data_msg_bytes       280448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_bw_sat_cy        17528                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Data::1         4382                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Data::1       315504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.acc_link_utilization        13415                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.link_utilization     0.651509                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_count        10062                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_bytes       214640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_wait_time        35631                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_bw_sat_cy         8385                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_msg_wait_time     3.541145                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_bandwidth         0.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Control::0         4392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Control::0        35136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::2         3562                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::2        28496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.percent_links_utilized     0.813427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Control::0         4394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Control::0        35152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Data::1         6468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Data::1       465696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::2         2146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::2        17168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_msg_count         4408                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_avg_stall_time     3.928312                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_buf_msgs     0.000753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_avg_stall_time     8.746418                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_msg_count         2146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_buf_msgs     0.000752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.acc_link_utilization        20790                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.link_utilization     1.009682                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_count         6500                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_bytes       332640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_data_msg_bytes       280640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_bw_sat_cy        17540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Data::1         4385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Data::1       315720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Control::1           32                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Control::1          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.acc_link_utilization        12708                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.link_utilization     0.617173                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_count         8648                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_bytes       203328                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_wait_time        35631                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_bw_sat_cy         8385                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_msg_wait_time     4.120143                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Control::0         4394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Control::0        35152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::2         2146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::2        17168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.percent_links_utilized     0.806143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Control::0         4363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Control::0        34904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Request_Control::2         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Request_Control::2        16440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Data::1         6411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Data::1       461592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::1           44                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::2         2117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::1          352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::2        16936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_msg_count         2055                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_buf_msgs     0.000720                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_buf_msgs     0.001563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_stall_time        26640                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_avg_stall_time     6.086361                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_msg_count         2069                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_stall_time        26973                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_avg_stall_time    13.036733                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_msg_count         2117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.acc_link_utilization 20636.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.link_utilization     1.002227                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_count         6441                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_bytes       330184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_data_msg_bytes       278656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_bw_sat_cy        17416                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Request_Control::2         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Request_Control::2        16440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Data::1         4354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Data::1       313488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Control::1           32                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Control::1          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.acc_link_utilization 12561.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.link_utilization     0.610058                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_count         8563                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_bytes       200984                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_data_msg_bytes       132480                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_wait_time        53613                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_bw_sat_cy         8283                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_msg_wait_time     6.261007                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Control::0         4363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Control::0        34904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Data::1         2057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Data::1       148104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::2         2117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::2        16936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized     0.805511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Control::0         4337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Control::0        34696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Data::1         6405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Data::1       461160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::2         2116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::2        16928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_buf_msgs     0.001530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_buf_msgs     0.000729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_msg_count         4351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_buf_msgs     0.001544                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_avg_stall_time     3.979775                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_buf_msgs     0.000752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_avg_stall_time     8.763158                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_msg_count         2116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization 20517.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization     0.996447                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count         6443                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes       328280                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes       276736                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy        17296                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Data::1         4324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Data::1       311328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization 12654.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization     0.614575                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count         8557                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes       202472                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes       134016                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time        35631                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy         8377                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time     4.163959                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Control::0         4337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Control::0        34696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Data::1         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Data::1       149832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::2         2116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::2        16928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized     0.806155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Control::0         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Control::0        34720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Data::1         6410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Data::1       461520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_avg_stall_time     3.977033                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_buf_msgs     0.000750                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_stall_time        15651                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_avg_stall_time     7.481358                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization        20532                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization     0.997152                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count         6448                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes       328512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization 12666.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization     0.615158                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count         8565                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes       202664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time        32967                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy         8384                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time     3.849037                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Control::0         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Control::0        34720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized     0.807126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Control::0         4347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Control::0        34776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Data::1         6418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Data::1       462096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::2         2120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::2        16960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_msg_count         4361                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_buf_msgs     0.001547                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_avg_stall_time     3.970649                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_buf_msgs     0.000753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_avg_stall_time     8.750597                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_msg_count         2120                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization 20567.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization     0.998876                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count         6455                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes       329080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes       277440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy        17340                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Data::1         4335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Data::1       312120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization        12671                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization     0.615376                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count         8574                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes       202736                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time        35631                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy         8385                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time     4.155703                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Control::0         4347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Control::0        34776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::2         2120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::2        16960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized     0.806373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Control::0         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Control::0        34720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Data::1         6412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Data::1       461664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_msg_count         4354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_avg_stall_time     3.977033                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_buf_msgs     0.000751                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_avg_stall_time     7.636885                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization 20532.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization     0.997176                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count         6449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes       328520                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization        12675                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization     0.615571                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count         8566                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes       202800                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes       134272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time        33300                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy         8392                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time     3.887462                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Control::0         4340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Control::0        34720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Data::1         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Data::1       150120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized     0.807563                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Control::0         4349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Control::0        34792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Request_Control::2         2084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Request_Control::2        16672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Data::1         6421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Data::1       462312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::1           52                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::1          416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_buf_msgs     0.001535                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_msg_count         2084                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_avg_stall_time     3.968829                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_msg_count         2096                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_buf_msgs     0.000757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_stall_time        20646                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_avg_stall_time     9.850191                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization 20574.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization     0.999216                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count         6461                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes       329192                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes       277504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy        17344                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Request_Control::2         2084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Request_Control::2        16672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Data::1         4336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Data::1       312192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization        12682                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization     0.615911                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count         8580                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes       202912                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes       134272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time        37962                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy         8394                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time     4.424476                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Control::0         4349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Control::0        34792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Data::1         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Data::1       150120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized     0.807138                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Control::0         4344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Control::0        34752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Data::1         6417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Data::1       462024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::1           54                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::2         2123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::1          432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::2        16984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_msg_count         4358                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_buf_msgs     0.001554                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_stall_time        24975                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_avg_stall_time     5.730840                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_buf_msgs     0.000757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_stall_time        20313                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_avg_stall_time     9.677465                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_msg_count         2123                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization        20549                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization     0.997977                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count         6458                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes       328784                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization        12690                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization     0.616299                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count         8580                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes       203040                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes       134400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time        45288                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy         8403                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time     5.278322                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Control::0         4344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Control::0        34752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::2         2123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::2        16984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.percent_links_utilized     0.805948                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Control::0         4354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Control::0        34832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Data::1         6406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Data::1       461232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::1           59                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::2         2124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::1          472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::2        16992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_buf_msgs     0.000726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_buf_msgs     0.001554                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_stall_time        21645                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_avg_stall_time     4.955357                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_buf_msgs     0.000743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_stall_time        12987                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_avg_stall_time     6.246753                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_msg_count         2124                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_buf_msgs     0.000745                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.acc_link_utilization 20592.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.link_utilization     1.000090                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_count         6457                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_bytes       329480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_data_msg_bytes       277824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_bw_sat_cy        17364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Data::1         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Data::1       312552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Control::1           45                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Control::1          360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.acc_link_utilization 12597.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.link_utilization     0.611807                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_count         8571                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_bytes       201560                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_data_msg_bytes       132992                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_wait_time        34632                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_bw_sat_cy         8316                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_msg_wait_time     4.040602                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Control::0         4354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Control::0        34832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Data::1         2065                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Data::1       148680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::1           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::2         2124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::1          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::2        16992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.percent_links_utilized     0.805183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Control::0         4346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Control::0        34768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Request_Control::2         2070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Request_Control::2        16560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Data::1         6400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Data::1       460800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::1           61                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::1          488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_buf_msgs     0.001536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_msg_count         2070                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_buf_msgs     0.000726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_msg_count         4360                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_buf_msgs     0.001547                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_avg_stall_time     3.971560                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_stall_time        14652                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_avg_stall_time     7.047619                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_msg_count         2122                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_buf_msgs     0.000744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.acc_link_utilization        20554                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.link_utilization     0.998220                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_count         6452                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_bytes       328864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_data_msg_bytes       277248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_bw_sat_cy        17328                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Request_Control::2         2070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Request_Control::2        16560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Data::1         4332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Data::1       311904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.acc_link_utilization 12604.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.link_utilization     0.612147                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_count         8561                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_bytes       201672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_data_msg_bytes       133184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_wait_time        31968                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_bw_sat_cy         8325                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_msg_wait_time     3.734143                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_bandwidth         0.27                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Control::0         4346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Control::0        34768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Data::1         2068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Data::1       148896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         4319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.002098                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count         2398                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.001165                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_buf_msgs     0.002121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_buf_msgs     0.001010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_buf_msgs     0.002123                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_buf_msgs     0.002120                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_msg_count         2057                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_buf_msgs     0.000999                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_msg_count         4371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_buf_msgs     0.002123                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_msg_count         3478                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_buf_msgs     0.001689                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_buf_msgs     0.002145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_buf_msgs     0.001012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_buf_msgs     0.002145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_buf_msgs     0.001012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_buf_msgs     0.002130                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_msg_count         2055                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_buf_msgs     0.000998                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_buf_msgs     0.002119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_buf_msgs     0.001010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_buf_msgs     0.002121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_buf_msgs     0.001011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_buf_msgs     0.002124                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_buf_msgs     0.001011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_buf_msgs     0.002121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_buf_msgs     0.001011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_buf_msgs     0.002126                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_msg_count         2084                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_buf_msgs     0.001012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_buf_msgs     0.002123                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_buf_msgs     0.001013                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_buf_msgs     0.002130                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_buf_msgs     0.001006                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_buf_msgs     0.002128                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_msg_count         2070                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_buf_msgs     0.001005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     1.361929                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0        29435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0       235480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2        25031                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2       200248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1         9638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1       693936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1          207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2        25416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1         1656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2       203328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count        27156                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.009521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         4319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.001514                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count         2398                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.000841                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_avg_stall_time     0.138866                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count        24987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.008760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count         2450                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.000860                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_avg_stall_time     0.407755                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count         5110                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_stall_time        62271                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_avg_stall_time    12.186106                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count        23062                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.008085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization 28527.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     1.385459                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count        52559                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes       456440                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        35968                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         2248                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         0.62                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0        26997                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0       215976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        29952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2        24987                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2       199896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization        35123                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     1.705774                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count        30622                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes       561968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes       316992                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time        63270                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy        19973                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time     2.066162                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         0.76                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0         2438                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0        19504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2        22633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2       181064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1         4942                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1       355824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2          429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         1344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2         3432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization 20478.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     0.994553                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count         6717                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       327656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       273920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy        17120                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time     0.049576                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2         2398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2        19184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         4280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       308160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     0.981942                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0        15259                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0       122072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2        10439                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2        83512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1         9186                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1       661392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2        11094                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         2168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2        88752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0        12528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count        10935                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.003834                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          497                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_buf_msgs     0.000729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count         8712                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.003054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count         4508                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.001585                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_avg_stall_time     0.886424                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count         4592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.001618                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time         7326                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time     1.595383                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count        10741                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.003766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization        12712                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     0.617368                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count        20144                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes       203392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        42240                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         2640                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0        10763                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0        86104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          497                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        35784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2        69696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0        11736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization 27412.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     1.331308                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count        19841                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes       438600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes       279872                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time        11322                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy        17492                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     0.570637                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         0.60                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0         4496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0        35968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2         8359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2        66872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1         4362                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1       314064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::2         2382                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         1840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::2        19056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization        20532                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization     0.997152                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count         6448                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes       328512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.percent_links_utilized     0.778323                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Control::0         7142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Control::0        57136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Request_Control::2         2271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Request_Control::2        18168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Data::1         9151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Data::1       658872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::1          246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::2         2641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::1         1968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::2        21128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Data::0          165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Data::0        11880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_msg_count         2809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_buf_msgs     0.000985                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_msg_count          464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_buf_msgs     0.001534                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_avg_stall_time     0.152333                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_buf_msgs     0.000725                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_msg_count          528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_msg_count         4511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_buf_msgs     0.001598                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_avg_stall_time     3.543339                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_msg_count         4561                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_buf_msgs     0.001602                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_avg_stall_time     0.511072                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_msg_count         2317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_buf_msgs     0.000812                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.acc_link_utilization  4364.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.link_utilization     0.211965                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_count         3801                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_bytes        69832                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_data_msg_bytes        39424                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_bw_sat_cy         2464                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Control::0         2645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Control::0        21160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Data::1          464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Data::1        33408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Control::2          528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Control::2         4224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.acc_link_utilization 23174.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.link_utilization     1.125487                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_count        11389                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_bytes       370792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_data_msg_bytes       279680                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_wait_time        18315                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_bw_sat_cy        17483                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_msg_wait_time     1.608131                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Control::0         4497                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Control::0        35976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Request_Control::2          204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Request_Control::2         1632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Data::1         4357                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Data::1       313704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::1          204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::2         2113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::1         1632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::2        16904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.acc_link_utilization 20539.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.link_utilization     0.997516                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_count         6439                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_bytes       328632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_msg_wait_time     0.103432                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.percent_links_utilized     0.767209                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Control::0         7023                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Control::0        56184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Request_Control::2         2197                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Request_Control::2        17576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Data::1         9054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Data::1       651888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::1          197                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::2         2547                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::1         1576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::2        20376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Data::0          147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Data::0        10584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_msg_count         2687                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_buf_msgs     0.000942                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_msg_count          413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_msg_count         4366                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_msg_count         2057                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_buf_msgs     0.000721                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_msg_count          438                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_msg_count         4494                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_buf_msgs     0.001581                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_avg_stall_time     1.111482                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_msg_count         4472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_buf_msgs     0.001574                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_stall_time         5994                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_avg_stall_time     1.340340                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_msg_count         2249                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_buf_msgs     0.000788                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.acc_link_utilization         3957                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.link_utilization     0.192175                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_count         3538                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_bytes        63312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_data_msg_bytes        35008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_bw_sat_cy         2188                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Control::0         2543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Control::0        20344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Data::1          413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Data::1        29736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Control::2          438                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Control::2         3504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.acc_link_utilization 22931.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.link_utilization     1.113685                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_count        11215                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_bytes       366904                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_data_msg_bytes       277184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_wait_time        10989                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_bw_sat_cy        17326                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_msg_wait_time     0.979848                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Control::0         4480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Control::0        35840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Request_Control::2          140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Request_Control::2         1120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Data::1         4318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Data::1       310896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::1          154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::2         2109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::1         1232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::2        16872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.acc_link_utilization 20503.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.link_utilization     0.995767                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_count         6423                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_bytes       328056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_data_msg_bytes       276672                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_bw_sat_cy        17292                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Request_Control::2         2057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Request_Control::2        16456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Data::1         4323                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Data::1       311256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.percent_links_utilized     1.002437                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Control::0         7117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Control::0        56936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Request_Control::2         3554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Request_Control::2        28432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Data::1        11918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Data::1       858096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::1          219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::2         4258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::1         1752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::2        34064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Data::0          158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Data::0        11376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_msg_count         2774                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_buf_msgs     0.000974                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_avg_stall_time     0.480173                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_msg_count          444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_msg_count         4371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_buf_msgs     0.001532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_msg_count         3478                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_msg_count          504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_avg_stall_time     0.660714                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_msg_count         4514                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_buf_msgs     0.001597                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_stall_time        13653                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_avg_stall_time     3.024590                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_msg_count         7322                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_buf_msgs     0.002595                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_stall_time        26973                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_avg_stall_time     3.683830                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_msg_count         3830                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_buf_msgs     0.001343                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_avg_stall_time     0.173890                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.acc_link_utilization         4217                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.link_utilization     0.204802                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_count         3722                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_bytes        67472                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_data_msg_bytes        37696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_bw_sat_cy         2356                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_msg_wait_time     0.447340                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Control::0         2617                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Control::0        20936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Data::1          444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Data::1        31968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Control::2          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Control::2         4032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Data::0          145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Data::0        10440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.acc_link_utilization        36441                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.link_utilization     1.769784                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_count        15666                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_bytes       583056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_data_msg_bytes       457728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_wait_time        41292                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_bw_sat_cy        28626                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_msg_wait_time     2.635772                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_bandwidth         0.79                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_useful_bandwidth         0.62                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Control::0         4500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Control::0        36000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Request_Control::2           76                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Request_Control::2          608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Data::1         7139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Data::1       514008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::1          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::2         3754                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::1         1464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::2        30032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.acc_link_utilization 21264.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.link_utilization     1.032726                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_count         7849                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_bytes       340232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_data_msg_bytes       277440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_bw_sat_cy        17340                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Request_Control::2         3478                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Request_Control::2        27824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Data::1         4335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Data::1       312120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.percent_links_utilized     0.797587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Control::0         7123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Control::0        56984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Request_Control::2         2230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Request_Control::2        17840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Data::1         9275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Data::1       667800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::1          217                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::2         3949                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::1         1736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::2        31592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Data::0          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Data::0        12240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_msg_count         2744                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_buf_msgs     0.000962                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_msg_count          437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_buf_msgs     0.001550                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_avg_stall_time     0.226172                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_msg_count          485                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_msg_count         4562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_buf_msgs     0.001615                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_stall_time        14985                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_avg_stall_time     3.284744                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_msg_count         4638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_buf_msgs     0.001640                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_stall_time        13320                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_avg_stall_time     2.871928                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_msg_count         3611                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_buf_msgs     0.001266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.acc_link_utilization         4209                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.link_utilization     0.204413                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_count         3666                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_bytes        67344                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_data_msg_bytes        38016                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_bw_sat_cy         2376                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Control::0         2575                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Control::0        20600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Data::1          437                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Data::1        31464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Control::2          485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Control::2         3880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.acc_link_utilization 24281.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.link_utilization     1.179249                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_count        12811                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_bytes       388504                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_data_msg_bytes       286016                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_wait_time        28305                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_bw_sat_cy        17878                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_msg_wait_time     2.209429                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_useful_bandwidth         0.39                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Control::0         4548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Control::0        36384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Request_Control::2          147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Request_Control::2         1176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Data::1         4456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Data::1       320832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::1          182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::2         3464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::1         1456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::2        27712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.acc_link_utilization        20778                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.link_utilization     1.009099                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_count         6500                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_bytes       332448                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_data_msg_bytes       280448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_bw_sat_cy        17528                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_msg_wait_time     0.153692                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Data::1         4382                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Data::1       315504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.percent_links_utilized     0.777643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Control::0         7112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Control::0        56896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Request_Control::2         2249                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Request_Control::2        17992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Data::1         9171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Data::1       660312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::1          202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::2         2630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::1         1616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::2        21040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_msg_count         2701                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_buf_msgs     0.000947                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_msg_count          453                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_msg_count         4417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_avg_stall_time     0.075391                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_msg_count         2083                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_msg_count          489                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_buf_msgs     0.000171                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_msg_count         4568                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_buf_msgs     0.001611                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_stall_time         8658                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_avg_stall_time     1.895359                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_msg_count         4503                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_buf_msgs     0.001591                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_stall_time        11988                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_avg_stall_time     2.662225                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_msg_count         2307                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_buf_msgs     0.000809                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_avg_stall_time     0.144343                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.acc_link_utilization  4173.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.link_utilization     0.202689                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_count         3643                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_bytes        66776                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_data_msg_bytes        37632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_bw_sat_cy         2352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Control::0         2558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Control::0        20464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Data::1          453                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Data::1        32616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Control::2          489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Control::2         3912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.acc_link_utilization        23073                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.link_utilization     1.120557                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_count        11378                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_bytes       369168                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_data_msg_bytes       278144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_wait_time        20979                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_bw_sat_cy        17385                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_msg_wait_time     1.843821                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Control::0         4554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Control::0        36432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Request_Control::2          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Request_Control::2         1328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Data::1         4333                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Data::1       311976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::1          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::2         2141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::1         1360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::2        17128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.acc_link_utilization        20790                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.link_utilization     1.009682                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_count         6500                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_bytes       332640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_data_msg_bytes       280640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_bw_sat_cy        17540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_msg_wait_time     0.051231                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Data::1         4385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Data::1       315720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Control::1           32                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Control::1          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.percent_links_utilized     0.764279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Control::0         6980                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Control::0        55840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Request_Control::2         2188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Request_Control::2        17504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Data::1         9027                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Data::1       649944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::1          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::2         2564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::1         1464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::2        20512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Data::0          139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Data::0        10008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_msg_count         2605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_buf_msgs     0.000913                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_msg_count          423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_buf_msgs     0.001539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_avg_stall_time     0.379617                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_msg_count         2055                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_buf_msgs     0.000720                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_msg_count          451                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_msg_count         4527                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_buf_msgs     0.001602                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_stall_time        13986                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_avg_stall_time     3.089463                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_msg_count         4401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_avg_stall_time     1.134969                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_msg_count         2246                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_buf_msgs     0.000787                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.acc_link_utilization  3935.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.link_utilization     0.191130                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_count         3479                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_bytes        62968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_data_msg_bytes        35136                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_bw_sat_cy         2196                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Control::0         2467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Control::0        19736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Data::1          423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Data::1        30456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Control::2          451                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Control::2         3608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.acc_link_utilization        22639                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.link_utilization     1.099480                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_count        11174                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_bytes       362224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_data_msg_bytes       272832                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_wait_time        18981                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_bw_sat_cy        17054                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_msg_wait_time     1.698675                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_bandwidth         0.49                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Control::0         4513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Control::0        36104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Request_Control::2          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Request_Control::2         1064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Data::1         4250                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Data::1       306000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::1          151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::2         2113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::1         1208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::2        16904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.acc_link_utilization 20636.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.link_utilization     1.002227                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_count         6441                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_bytes       330184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_data_msg_bytes       278656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_bw_sat_cy        17416                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_msg_wait_time     0.258500                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Request_Control::2         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Request_Control::2        16440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Data::1         4354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Data::1       313488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Control::1           32                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Control::1          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     0.783187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0         7172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0        57376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2         2280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2        18240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1         9214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1       663408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2         2662                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2        21296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0        11736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count         2836                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.000994                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          484                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_buf_msgs     0.001530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_avg_stall_time     0.076306                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_buf_msgs     0.000729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          553                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count         4512                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.001588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_stall_time         5328                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_avg_stall_time     1.180851                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count         4604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.001622                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time         6993                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time     1.518897                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count         2310                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.000810                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization  4476.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.217405                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         3873                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes        71624                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        40640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         2540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.10                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0         2673                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0        21384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        34848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         4424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0        10872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization        23385                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     1.135710                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count        11426                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes       374160                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes       282752                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time        12321                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy        17673                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     1.078330                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0         4499                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0        35992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2          201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2         1608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1         4406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1       317232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          198                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::2         2109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         1584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::2        16872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization 20517.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization     0.996447                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count         6443                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes       328280                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes       276736                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy        17296                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time     0.051684                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Data::1         4324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Data::1       311328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     0.786279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0         7187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0        57496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2         2251                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2        18008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1         9244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1       665568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2         2648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         1896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2        21184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0        12888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count         2865                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.001004                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_msg_count         4367                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          535                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count         4511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.001588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_stall_time         5994                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_avg_stall_time     1.328752                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count         4647                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.001640                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_stall_time         9990                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_avg_stall_time     2.149774                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count         2283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.000800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization  4469.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.217065                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         3867                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes        71512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        40576                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         2536                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.10                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0         2689                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0        21512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        33624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         4280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization 23568.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     1.144621                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count        11441                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes       377096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes       285568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time        15984                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy        17849                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time     1.397081                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         0.39                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0         4498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0        35984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2         1360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1         4450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1       320400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          197                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::2         2113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         1576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::2        16904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization        20532                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization     0.997152                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count         6448                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes       328512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     0.786992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0         7187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0        57496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2         2252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2        18016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1         9231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1       664632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2         2677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2        21416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0        14112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count         2866                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.001005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          461                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_buf_msgs     0.001536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_avg_stall_time     0.533044                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count         4531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.001602                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_stall_time        12654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_avg_stall_time     2.792761                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count         4652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.001643                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_stall_time        10989                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_avg_stall_time     2.362210                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count         2284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.000801                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization         4525                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.219760                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         3890                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes        72400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        41280                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         2580                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.10                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0         2669                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0        21352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        33192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          563                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         4504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0        13248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization 23521.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     1.142339                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count        11467                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes       376344                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes       284608                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time        23643                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy        17788                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time     2.061830                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.39                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0         4518                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0        36144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2         1360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1         4435                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1       319320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          217                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::2         2114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         1736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::2        16912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization 20567.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization     0.998876                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count         6455                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes       329080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes       277440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time         2331                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy        17341                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time     0.361115                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Data::1         4335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Data::1       312120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     0.787412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0         7200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0        57600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2         2315                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2        18520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1         9216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1       663552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2         2743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         2240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2        21944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          198                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0        14256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count         2886                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.001012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          500                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000175                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_buf_msgs     0.001532                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_avg_stall_time     0.152473                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count         4528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.001591                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_avg_stall_time     0.808966                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count         4628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.001641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_stall_time        17649                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_avg_stall_time     3.813526                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count         2344                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.000822                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization  4757.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.231051                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         4019                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes        76120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        43968                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         2748                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.10                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0         2684                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0        21472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        36000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         5064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0        13464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization        23350                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     1.134010                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count        11500                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes       373600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes       281600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time        21312                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy        17605                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time     1.853217                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0         4516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0        36128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1         4389                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1       316008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::2         2110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::2        16880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization 20532.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization     0.997176                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count         6449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes       328520                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes       276928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy        17308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time     0.103272                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Data::1         4327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Data::1       311544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     0.783098                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0         7155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0        57240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2         2245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2        17960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1         9201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1       662472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2         2640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2        21120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0        13176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count         2822                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.000989                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_avg_stall_time     0.684716                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_msg_count         2084                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          523                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count         4529                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.001595                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_stall_time         6993                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_avg_stall_time     1.544049                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count         4615                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.001625                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_stall_time         6327                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_avg_stall_time     1.370964                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count         2278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.000799                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization         4368                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.212135                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         3792                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes        69888                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        39552                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         2472                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0         2639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0        21112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        32184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         4184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0        12312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization        23431                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     1.137944                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count        11422                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes       374896                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes       283520                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time        13320                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy        17723                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time     1.166171                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.39                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0         4516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0        36128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2         1288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1         4418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1       318096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          197                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::2         2117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         1576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::2        16936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization 20574.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization     0.999216                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count         6461                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes       329192                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes       277504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time         2997                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy        17345                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time     0.463860                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Request_Control::2         2084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Request_Control::2        16672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Data::1         4336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Data::1       312192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     0.775740                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0         7073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0        56584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2         2252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2        18016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1         9115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1       656280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2         2635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         1888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2        21080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0        12744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count         2739                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.000960                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_msg_count         4372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          516                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000181                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count         4525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.001603                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_avg_stall_time     3.532376                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count         4536                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.001601                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time         9990                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     2.202381                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count         2285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.000801                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization         4285                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.208104                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         3698                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes        68560                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        38976                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         2436                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0         2560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0        20480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          443                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        31896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         4128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0        11952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization        23085                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     1.121140                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count        11346                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes       369360                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes       278592                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time        25974                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy        17413                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     2.289265                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0         4513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0        36104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2         1328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1         4342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1       312624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         1552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization        20549                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization     0.997977                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count         6458                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes       328784                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.percent_links_utilized     0.779229                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Control::0         7132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Control::0        57056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Request_Control::2         2233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Request_Control::2        17864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Data::1         9156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Data::1       659232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::2         2631                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::2        21048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Data::0          180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Data::0        12960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_msg_count         2786                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_buf_msgs     0.000977                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_msg_count         4386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_buf_msgs     0.000726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_msg_count          512                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_msg_count         4537                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_buf_msgs     0.001612                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_stall_time        19980                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_avg_stall_time     4.403791                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_msg_count         4561                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_buf_msgs     0.001605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_stall_time         5328                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_avg_stall_time     1.168165                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_msg_count         2281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_buf_msgs     0.000800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.acc_link_utilization  4336.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.link_utilization     0.210605                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_count         3745                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_bytes        69384                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_data_msg_bytes        39424                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_bw_sat_cy         2464                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Control::0         2607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Control::0        20856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Data::1          447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Data::1        32184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Control::2          512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Control::2         4096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Data::0          169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Data::0        12168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.acc_link_utilization 23205.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.link_utilization     1.126992                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_count        11379                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_bytes       371288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_data_msg_bytes       280256                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_wait_time        25308                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_bw_sat_cy        17517                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_msg_wait_time     2.224097                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Control::0         4525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Control::0        36200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Request_Control::2          162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Request_Control::2         1296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Data::1         4368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Data::1       314496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::1          193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::1         1544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.acc_link_utilization 20592.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.link_utilization     1.000090                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_count         6457                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_bytes       329480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_data_msg_bytes       277824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_bw_sat_cy        17364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Data::1         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Data::1       312552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Control::1           45                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Control::1          360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.percent_links_utilized     0.779326                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Control::0         7147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Control::0        57176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Request_Control::2         2234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Request_Control::2        17872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Data::1         9189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Data::1       661608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::1          225                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::2         2614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::1         1800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::2        20912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_msg_count         2790                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_buf_msgs     0.000978                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_msg_count          467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_buf_msgs     0.001536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_msg_count         2070                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_buf_msgs     0.000726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_msg_count          495                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_msg_count         4533                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_buf_msgs     0.001593                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_avg_stall_time     0.808074                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_msg_count         4565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_buf_msgs     0.001603                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_avg_stall_time     0.583571                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_msg_count         2283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_buf_msgs     0.000800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.acc_link_utilization         4284                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.link_utilization     0.208056                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_count         3752                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_bytes        68544                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_data_msg_bytes        38528                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_bw_sat_cy         2408                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Control::0         2627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Control::0        21016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Data::1          467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Data::1        33624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Control::2          495                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Control::2         3960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.acc_link_utilization 23302.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.link_utilization     1.131703                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_count        11381                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_bytes       372840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_data_msg_bytes       281792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_wait_time         6327                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_bw_sat_cy        17613                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_msg_wait_time     0.555927                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Control::0         4520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Control::0        36160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Request_Control::2          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Request_Control::2         1312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Data::1         4390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Data::1       316080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::1          175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::1         1400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.acc_link_utilization        20554                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.link_utilization     0.998220                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_count         6452                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_bytes       328864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_data_msg_bytes       277248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_bw_sat_cy        17328                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Request_Control::2         2070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Request_Control::2        16560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Data::1         4332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Data::1       311904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count         2224                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.010801                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count         4745                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.023044                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count        23062                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.112002                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count         4282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.020796                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count         4240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.020592                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count        10741                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.052164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_msg_count         4269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_buf_msgs     0.020733                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_msg_count         4179                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_buf_msgs     0.020296                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_msg_count         2317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_buf_msgs     0.011253                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_msg_count         4252                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_buf_msgs     0.020650                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_msg_count         4089                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_buf_msgs     0.019859                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_msg_count         2249                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_buf_msgs     0.010922                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_msg_count         4278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_buf_msgs     0.020776                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_msg_count         6953                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_buf_msgs     0.033768                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_msg_count         3830                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_buf_msgs     0.018601                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_msg_count         4337                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_buf_msgs     0.021063                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_msg_count         4280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_buf_msgs     0.020786                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_msg_count         3611                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_buf_msgs     0.017537                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_msg_count         4331                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_buf_msgs     0.021034                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_msg_count         4136                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_buf_msgs     0.020087                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_msg_count         2307                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_buf_msgs     0.011204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_msg_count         4304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_buf_msgs     0.020903                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_msg_count         4046                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_buf_msgs     0.019650                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_msg_count         2246                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_buf_msgs     0.010908                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count         4281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.020791                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count         4234                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.020563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count         2310                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.011219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count         4283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.020801                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count         4277                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.020772                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count         2283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.011088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count         4306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.020912                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count         4284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.020806                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count         2284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.011092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count         4299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.020878                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count         4251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.020645                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count         2344                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.011384                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count         4289                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.020830                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count         4229                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.020538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count         2278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.011063                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count         4285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.020810                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count         4160                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.020203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count         2285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.011097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_msg_count         4294                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_buf_msgs     0.020854                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_msg_count         4180                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_buf_msgs     0.020300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_msg_count         2281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_buf_msgs     0.011078                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_msg_count         4292                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_buf_msgs     0.020844                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_msg_count         4180                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_buf_msgs     0.020300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_msg_count         2283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_buf_msgs     0.011088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     1.192793                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        74881                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0       599048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2        33308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2       266464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        79087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1      5694264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         3134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2        38594                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        25072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2       308752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       178200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0          199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0         1592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         7247                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.002589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        45954                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time     6.341107                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count        25015                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.008985                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       204129                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time     8.160264                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         4575                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.001630                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        24975                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time     5.459016                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count        23329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.008179                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count        10789                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.004042                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       246087                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time    22.809065                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count         4738                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.001698                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_stall_time        34632                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_avg_stall_time     7.309413                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count        10763                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.003774                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_avg_stall_time     0.030939                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          527                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count         2689                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.001135                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       182151                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time    67.739308                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count         4702                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.001678                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_stall_time        27639                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_avg_stall_time     5.878137                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count         2621                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.000919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count         2715                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.001168                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       205461                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time    75.676243                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count         4684                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.001670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_stall_time        26640                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_avg_stall_time     5.687447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count         2606                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.000914                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count         2718                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.001194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       228771                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time    84.168874                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count         4687                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.001680                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_stall_time        35298                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_avg_stall_time     7.531043                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count         2636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.000924                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count         2737                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.001188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       217116                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time    79.326270                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count         4722                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.001696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_stall_time        38628                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_avg_stall_time     8.180432                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count         2701                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.000947                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count         2676                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.001167                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       217782                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time    81.383408                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count         4680                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.001670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_stall_time        27639                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_avg_stall_time     5.905769                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count         2601                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.000912                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count         2597                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.001104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       184149                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time    70.908356                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count         4675                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.001668                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_stall_time        27972                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_avg_stall_time     5.983316                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count         2597                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.000911                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4880                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.001711                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_msg_count         2640                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_buf_msgs     0.001124                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_stall_time       188145                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_avg_stall_time    71.267045                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_msg_count         4689                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_buf_msgs     0.001668                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_stall_time        23310                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_avg_stall_time     4.971209                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_msg_count         2578                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_buf_msgs     0.000904                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_msg_count         2646                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_buf_msgs     0.001130                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_stall_time       191808                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_avg_stall_time    72.489796                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_msg_count         4707                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_buf_msgs     0.001679                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_stall_time        27306                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_avg_stall_time     5.801147                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_msg_count         2562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_buf_msgs     0.000898                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_msg_count         2661                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_buf_msgs     0.001158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_stall_time       213453                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_avg_stall_time    80.215333                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_msg_count         4689                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_buf_msgs     0.001681                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_stall_time        35631                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_avg_stall_time     7.598848                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_msg_count         2580                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_buf_msgs     0.000905                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_msg_count         2546                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_buf_msgs     0.001097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_stall_time       194139                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_avg_stall_time    76.252553                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_msg_count         4639                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_buf_msgs     0.001665                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_stall_time        36630                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_avg_stall_time     7.896098                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_msg_count         2494                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_buf_msgs     0.000874                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_msg_count         2628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_stall_time       212121                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_avg_stall_time    80.715753                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_msg_count         4592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_buf_msgs     0.001651                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_stall_time        38628                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_avg_stall_time     8.412021                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_msg_count         3770                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_buf_msgs     0.001322                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_msg_count         2597                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_buf_msgs     0.001156                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_stall_time       233100                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_avg_stall_time    89.757412                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_msg_count         4800                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_buf_msgs     0.001713                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_stall_time        28971                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_avg_stall_time     6.035625                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_msg_count         2468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_buf_msgs     0.000865                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_msg_count         2557                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_buf_msgs     0.001097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_stall_time       190476                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_avg_stall_time    74.491983                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_msg_count         4727                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_buf_msgs     0.001690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_stall_time        30969                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_avg_stall_time     6.551513                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_msg_count         2567                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_buf_msgs     0.000900                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_avg_stall_time     0.129723                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_msg_count         2464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_buf_msgs     0.001061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_stall_time       187146                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_avg_stall_time    75.952110                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_msg_count         4668                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_buf_msgs     0.001672                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_stall_time        33966                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_avg_stall_time     7.276350                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_msg_count         2502                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_buf_msgs     0.000877                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization        22775                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     1.106085                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         7774                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       364400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       302208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        45954                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        18899                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time     5.911243                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         0.49                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          527                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         4216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4722                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       339984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        20200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization         2440                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.118500                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4880                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        39040                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        39040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization 45187.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     2.194564                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count        52919                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       723000                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       299648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time       229104                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        18739                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time     4.329334                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         0.98                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0        24857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0       198856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2          372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2         2976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         4537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       326664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2        22957                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2       183656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0        10440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization        32597                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     1.583097                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count        26290                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes       521552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes       311232                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       281052                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy        19468                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time    10.690453                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0        10619                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0        84952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1         4702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1       338544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2         8686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2        69488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0        11592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization        24266                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     1.178496                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count        10012                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes       388256                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes       308160                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       209790                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy        19263                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time    20.953855                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0         2527                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0        20216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Request_Control::2         2075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Request_Control::2        16600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1         4665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1       335880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          546                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         4368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0        10800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization 24250.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     1.177743                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count        10005                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes       388008                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes       307968                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       232101                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy        19253                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time    23.198501                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0         2540                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0        20320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1         4646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1       334512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          529                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         4232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0        11952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization 24356.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     1.182891                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count        10041                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes       389704                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes       309376                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       264069                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy        19341                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time    26.299074                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0         2522                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0        20176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1         4651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1       334872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         4456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0        13176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization        24560                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     1.192774                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count        10160                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes       392960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes       311680                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       255744                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy        19489                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time    25.171654                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0         2537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0        20296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1         4685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1       337320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         4992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0        13320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization 24218.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     1.176189                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count         9957                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes       387496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes       307840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       245421                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy        19245                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time    24.648087                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0         2494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0        19952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1         4640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1       334080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          519                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         4152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0        12240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization 24130.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     1.171915                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count         9869                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes       386088                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes       307136                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       212121                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy        19202                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time    21.493667                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0         2420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0        19360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1         4635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1       333720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         4096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0        11808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.acc_link_utilization 24205.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.link_utilization     1.175558                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_count         9907                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_bytes       387288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_data_msg_bytes       308032                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_wait_time       211455                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_bw_sat_cy        19259                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_msg_wait_time    21.343999                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Control::0         2463                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Control::0        19704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Data::1         4646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Data::1       334512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::2          507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::2         4056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.acc_link_utilization 24129.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.link_utilization     1.171867                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_count         9915                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_bytes       386072                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_data_msg_bytes       306752                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_wait_time       219114                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_bw_sat_cy        19178                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_msg_wait_time    22.099244                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Control::0         2484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Control::0        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Request_Control::2         2070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Request_Control::2        16560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Data::1         4658                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Data::1       335376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::2          492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::2         3936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.acc_link_utilization        24173                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.link_utilization     1.173979                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_count         9930                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_bytes       386768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_data_msg_bytes       307328                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_wait_time       249084                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_bw_sat_cy        19215                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_msg_wait_time    25.083988                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Control::0         2497                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Control::0        19976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Request_Control::2         2059                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Request_Control::2        16472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Data::1         4650                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Data::1       334800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::2          521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::2         4168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.acc_link_utilization 23759.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.link_utilization     1.153898                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_count         9679                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_bytes       380152                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_data_msg_bytes       302720                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_wait_time       230769                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_bw_sat_cy        18927                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_msg_wait_time    23.842236                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Control::0         2402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Control::0        19216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Request_Control::2         2057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Request_Control::2        16456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Data::1         4596                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Data::1       330912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::2          437                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::2         3496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.acc_link_utilization        24299                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.link_utilization     1.180099                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_count        10990                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_bytes       388784                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_data_msg_bytes       300864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_wait_time       250749                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_bw_sat_cy        18808                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_msg_wait_time    22.816106                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Control::0         2471                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Control::0        19768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Request_Control::2         3381                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Request_Control::2        27048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Data::1         4556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Data::1       328032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::2          389                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::2         3112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Data::0          145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Data::0        10440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.acc_link_utilization 24624.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.link_utilization     1.195907                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_count         9865                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_bytes       393992                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_data_msg_bytes       315072                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_wait_time       262071                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_bw_sat_cy        19702                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_msg_wait_time    26.565737                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_bandwidth         0.54                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Control::0         2428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Control::0        19424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Data::1         4766                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Data::1       343152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::1           34                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::2          387                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::1          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::2         3096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.acc_link_utilization 24249.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.link_utilization     1.177695                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_count         9851                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_bytes       387992                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_data_msg_bytes       309184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_wait_time       221778                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_bw_sat_cy        19331                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_msg_wait_time    22.513247                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_useful_bandwidth         0.42                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Control::0         2414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Control::0        19312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Data::1         4696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Data::1       338112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::1           31                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::2          484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::1          248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::2         3872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.acc_link_utilization        23865                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.link_utilization     1.159021                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_count         9634                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_bytes       381840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_data_msg_bytes       304768                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_wait_time       221112                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_bw_sat_cy        19057                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_msg_wait_time    22.951214                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Control::0         2326                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Control::0        18608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Request_Control::2         2055                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Request_Control::2        16440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Data::1         4636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Data::1       333792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::1           32                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::2          447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::1          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::2         3576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count        24650                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.119715                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         4349                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.021121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count        23162                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.112488                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count        10437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.050688                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count         4512                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.021913                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count        10608                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.051519                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_msg_count         2279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_buf_msgs     0.011068                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_msg_count         4447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_buf_msgs     0.021597                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_msg_count         2415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_buf_msgs     0.011729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_msg_count         2163                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_buf_msgs     0.010505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_msg_count         4397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_buf_msgs     0.021354                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_msg_count         2329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_buf_msgs     0.011311                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_msg_count         2259                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_buf_msgs     0.010971                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_msg_count         4356                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_buf_msgs     0.021155                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_msg_count         3608                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_buf_msgs     0.017523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_buf_msgs     0.010874                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_msg_count         4575                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_buf_msgs     0.022219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_msg_count         2306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_buf_msgs     0.011199                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_msg_count         2190                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_buf_msgs     0.010636                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_msg_count         4490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_buf_msgs     0.021806                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_msg_count         2407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_buf_msgs     0.011690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_msg_count         2109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_buf_msgs     0.010243                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_msg_count         4445                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_buf_msgs     0.021587                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_msg_count         2340                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_buf_msgs     0.011364                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count         2319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.011262                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count         4471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.021714                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count         2457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.011933                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count         2345                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.011389                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count         4456                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.021641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count         2441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.011855                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count         2350                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.011413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count         4462                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.021670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.011991                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count         2360                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.011462                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count         4493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.021821                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count         2530                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.012287                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count         2290                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.011122                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count         4440                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.021563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count         2432                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.011811                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count         2221                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.010786                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count         4435                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.021539                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count         2433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.011816                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_msg_count         2259                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_buf_msgs     0.010971                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_buf_msgs     0.021592                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_buf_msgs     0.011724                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_msg_count         2261                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_buf_msgs     0.010981                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_msg_count         4466                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_buf_msgs     0.021689                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_msg_count         2398                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_buf_msgs     0.011646                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples      1146.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000713442                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           2466                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1146                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1146                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.04                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1146                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                877                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                217                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 42                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  9                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              73344                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         106967119.66463043                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                678241080                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                591833.40                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        73344                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 106967119.664630427957                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers         1146                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     27288343                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     23811.82                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        73344                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        73344                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers         1146                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1146                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    106967120                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    106967120                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers    106967120                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    106967120                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1146                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           37                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           55                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          120                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           50                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           64                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           28                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            6                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           84                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           50                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           94                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18           92                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19           76                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            7242511                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3818472                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      27288343                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6319.82                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      23811.82                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            973                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        84.90                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          182                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean          416                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   251.876551                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   376.366108                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           42     23.08%     23.08% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           48     26.37%     49.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           16      8.79%     58.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           11      6.04%     64.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           11      6.04%     70.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           10      5.49%     75.82% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            2      1.10%     76.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            4      2.20%     79.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           38     20.88%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          182                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead            73344                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten             0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         106.967120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.56                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.56                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          84.90                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 146581.344000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 256019.551200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 1675913.366400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 59475288.364800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 63576403.262400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 180492797.990400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 305623003.879200                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   445.729881                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    551568355                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     30800000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    105080175                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 143462.592000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 253266.652800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 1703342.390400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 59475288.364800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 50043190.713600                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 191487806.227200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 303106356.940800                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   442.059527                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    585046505                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     30800000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     72704921                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          182906                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.295680                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.435601                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         199871                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         2751                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        185999                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          270                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        56178                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        64096                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         1133                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       155577                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.195543                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.945098                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        99297     63.82%     63.82% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        11246      7.23%     71.05% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2        11041      7.10%     78.15% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3        10851      6.97%     85.13% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         8671      5.57%     90.70% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         6737      4.33%     95.03% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         3808      2.45%     97.48% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         2507      1.61%     99.09% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         1419      0.91%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       155577                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu         1159     20.83%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     20.83% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         2282     41.01%     61.84% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         1462     26.28%     88.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          406      7.30%     95.42% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          255      4.58%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         5557      2.99%      2.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu       122217     65.71%     68.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           48      0.03%     68.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          112      0.06%     68.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          195      0.10%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu           80      0.04%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          386      0.21%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     69.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        29837     16.04%     85.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        23794     12.79%     97.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead         1386      0.75%     98.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         2387      1.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       185999                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        1.016910                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               5564                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.029914                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       523612                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       253274                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       178879                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         9799                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites         6274                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses         4299                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       180785                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses         5221                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1666                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            215                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          27329                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles      1876159                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        34315                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        29794                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        14316                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        10290                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups        21362                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.condPredicted         7771                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condIncorrect          785                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.BTBLookups        10512                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          712                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         9620                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.915145                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.RASUsed         5945                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores0.core.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
board.processor.cores0.core.branchPred.indirectLookups          233                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           72                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          161                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            8                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.commit.commitSquashedInsts        53468                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts          391                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       147658                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.991575                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.166041                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       109489     74.15%     74.15% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1        10134      6.86%     81.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         6019      4.08%     85.09% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         6759      4.58%     89.67% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         1895      1.28%     90.95% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5         2087      1.41%     92.36% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         1281      0.87%     93.23% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7         1688      1.14%     94.37% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         8306      5.63%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       147658                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars         1078                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         4080                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass         4148      2.83%      2.83% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        95095     64.95%     67.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           32      0.02%     67.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          112      0.08%     67.88% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          175      0.12%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           32      0.02%     68.02% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     68.02% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     68.02% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          367      0.25%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        23693     16.18%     84.46% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        20046     13.69%     98.15% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          832      0.57%     98.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         1882      1.29%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total       146414                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         8306                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        79674                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       146414                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        79674                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP       146414                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.295680                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.435601                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        46453                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         3410                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts       139895                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        24525                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        21928                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4148      2.83%      2.83% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        95095     64.95%     67.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           32      0.02%     67.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          112      0.08%     67.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          175      0.12%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           32      0.02%     68.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     68.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     68.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          367      0.25%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        23693     16.18%     84.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        20046     13.69%     98.15% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          832      0.57%     98.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         1882      1.29%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       146414                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl        13390                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         9246                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         4144                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         4792                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         8598                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         4080                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         4080                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        25979                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        97065                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        23496                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         7823                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1214                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         8906                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          397                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       213721                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2205                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       184335                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        17052                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        30674                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        25918                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     1.007813                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        41856                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        31027                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         3391                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         2057                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       238967                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites       125287                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        56592                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        88282                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches        15637                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles       120157                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3216                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines        20811                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          833                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       155577                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.500858                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.869662                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       116356     74.79%     74.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         2558      1.64%     76.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         3387      2.18%     78.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         3244      2.09%     80.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         2674      1.72%     82.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         2452      1.58%     83.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         2388      1.53%     85.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         2993      1.92%     87.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        19525     12.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       155577                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts       127557                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.697391                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        21362                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.116792                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        33807                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1214                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        36235                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        16106                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       202622                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        34315                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        29794                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          922                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents          535                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        15296                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         1033                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           70                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect          392                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          462                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       183898                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       183178                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst       114871                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       206283                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       1.001487                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.556861                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        12704                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         9787                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         1033                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         7864                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            5                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        24525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     3.047054                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     6.283500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        24282     99.01%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19           13      0.05%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           17      0.07%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39          115      0.47%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49           10      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            5      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           65      0.27%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            2      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139            2      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149            2      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179            1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            5      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            5      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        24525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        30668                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        25918                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          170                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          238                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        20811                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          193                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions           24                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 52063745.250000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 164413193.603610                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value        70929                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    573897528                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    325042299                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    624764943                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1214                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        29168                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        57688                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        27917                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        39590                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       208757                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents        13647                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        29754                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       241583                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       583710                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       277799                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups         3737                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       166536                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        74963                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        32870                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          337778                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         407991                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        79674                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       146414                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          106                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         1838010                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             25.679138                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.038942                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         250667                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        12378                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        186204                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       154470                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       285743                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         6192                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples      1831298                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.101679                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.573527                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0      1759610     96.09%     96.09% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        21039      1.15%     97.23% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        14776      0.81%     98.04% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        16692      0.91%     98.95% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        12648      0.69%     99.64% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5         4320      0.24%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6         2161      0.12%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7           37      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           15      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total      1831298                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           39      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         4105     49.78%     50.25% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         4102     49.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         4248      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       115083     61.80%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        47890     25.72%     89.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        18973     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       186204                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.101307                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy               8246                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.044285                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads      2211942                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       419551                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       181831                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       190190                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts         4214                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            111                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           6712                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       823200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads        72668                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        27262                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads        53397                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        20575                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups        21544                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted         8815                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect          196                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups        14980                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          185                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        14688                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.980507                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed         6309                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups           11                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           11                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts       154276                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          116                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples      1810375                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.059974                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.468943                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0      1765996     97.55%     97.55% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        16743      0.92%     98.47% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        12523      0.69%     99.17% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         6541      0.36%     99.53% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4         2220      0.12%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         4121      0.23%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           72      0.00%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           26      0.00%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8         2133      0.12%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total      1810375                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples         2133                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    25.679138                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.038942                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        22090                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles      1762745                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        35997                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles         8289                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         2177                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        12720                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       296310                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          581                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       181990                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        10891                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        45824                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts        16920                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.099015                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        22816                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        38171                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       237947                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       141281                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        62744                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        86558                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        20997                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles      1792191                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         4576                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          247                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.cacheLines        29427                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           78                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples      1831298                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.198455                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     1.163167                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0      1766413     96.46%     96.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1        12349      0.67%     97.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2         2081      0.11%     97.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         6218      0.34%     97.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4           65      0.00%     97.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         2191      0.12%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6         6263      0.34%     98.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7         6272      0.34%     98.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        29446      1.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total      1831298                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       248210                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.135043                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        21544                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.011721                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles        36538                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         2177                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      1706681                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         6225                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       263045                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts        72668                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        27262                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         4126                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents         2069                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         2053                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          124                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       181962                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       181843                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       132784                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       233219                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.098935                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.569353                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         4233                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        43430                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         2053                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        14534                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    60.278131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev   202.446327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        25126     85.94%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19          130      0.44%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49            1      0.00%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59         1901      6.50%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69           50      0.17%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79            6      0.02%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89           30      0.10%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99           43      0.15%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109            1      0.00%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119           27      0.09%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129            3      0.01%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139            2      0.01%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169           22      0.08%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209            1      0.00%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219            1      0.00%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            1      0.00%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259           20      0.07%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289            2      0.01%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299            2      0.01%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows         1869      6.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        45819                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        16920                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           81                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            6                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        29464                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           72                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         2177                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        26325                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles      1741655                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        35947                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        25194                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       279717                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents        20575                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents          511                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands       372962                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       851462                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       400039                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       225815                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        45509                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads         2071002                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         546624                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles        1925720                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.cpi            26.904549                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores10.core.ipc             0.037168                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded        251054                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded        12387                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued       186533                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined       154866                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined       286118                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples      1923034                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.096999                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     0.560653                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0      1851216     96.27%     96.27% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1        21091      1.10%     97.36% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2        14799      0.77%     98.13% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3        16724      0.87%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4        12652      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5         4325      0.22%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6         2166      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7           45      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8           16      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total      1923034                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu           37      0.45%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::Matrix            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixMov            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixOP            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead         4106     49.79%     50.24% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite         4103     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass         4289      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu       115276     61.80%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu            4      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead        47946     25.70%     89.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite        19008     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total       186533                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.096864                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy              8246                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.044207                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads      2304328                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites       420336                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses       182094                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads           32                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites           25                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses       190474                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses           16                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numSquashedInsts         4223                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.timesIdled            82                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles          2686                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles       895914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.MemDepUnit__0.insertedLoads        72732                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores        27308                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads        53400                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores        20580                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups        21601                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.condPredicted         8841                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.BTBLookups        15006                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBUpdates          188                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.BTBHits        14707                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.980075                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.RASUsed         6320                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores10.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores10.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.commit.commitSquashedInsts       154681                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts          143                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples      1902030                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.057084                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     0.457825                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0      1857669     97.67%     97.67% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1        16731      0.88%     98.55% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2        12517      0.66%     99.21% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3         6540      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4         2214      0.12%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5         4123      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6           72      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7           25      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8         2139      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total      1902030                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples         2139                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores10.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.commitStats0.cpi    26.904549                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores10.core.commitStats0.ipc     0.037168                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores10.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores10.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores10.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores10.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores10.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores10.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores10.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores10.core.decode.idleCycles        21186                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles      1855269                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles        36078                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles         8296                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles         2205                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved        12738                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts       296764                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.executeStats0.numInsts       182310                       # Number of executed instructions (Count)
board.processor.cores10.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores10.core.executeStats0.numBranches        10916                       # Number of branches executed (Count)
board.processor.cores10.core.executeStats0.numLoadInsts        45877                       # Number of load instructions executed (Count)
board.processor.cores10.core.executeStats0.numStoreInsts        16955                       # Number of stores executed (Count)
board.processor.cores10.core.executeStats0.instRate     0.094671                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.executeStats0.numCCRegReads        22852                       # Number of times the CC registers were read (Count)
board.processor.cores10.core.executeStats0.numCCRegWrites        38213                       # Number of times the CC registers were written (Count)
board.processor.cores10.core.executeStats0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
board.processor.cores10.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores10.core.executeStats0.numIntRegReads       238288                       # Number of times the integer registers were read (Count)
board.processor.cores10.core.executeStats0.numIntRegWrites       141468                       # Number of times the integer registers were written (Count)
board.processor.cores10.core.executeStats0.numMemRefs        62832                       # Number of memory refs (Count)
board.processor.cores10.core.executeStats0.numMiscRegReads        86697                       # Number of times the Misc registers were read (Count)
board.processor.cores10.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores10.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores10.core.fetch.predictedBranches        21027                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles      1884729                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles         4634                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.miscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles          405                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.cacheLines        29473                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes           75                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples      1923034                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     0.189285                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     1.136757                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0      1858061     96.62%     96.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1        12353      0.64%     97.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2         2079      0.11%     97.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3         6228      0.32%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4           71      0.00%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5         2201      0.11%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6         6266      0.33%     98.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7         6279      0.33%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8        29496      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total      1923034                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetchStats0.numInsts       248506                       # Number of instructions fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.fetchRate     0.129046                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.fetchStats0.numBranches        21601                       # Number of branches fetched (Count)
board.processor.cores10.core.fetchStats0.branchRate     0.011217                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetchStats0.icacheStallCycles        35522                       # ICache total stall cycles (Cycle)
board.processor.cores10.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles         2205                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles      1798946                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles         6228                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts       263441                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts        72732                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts        27308                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts         4129                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents         2070                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect          146                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts          153                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit       182269                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount       182108                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst       132945                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst       233489                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.094566                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.569384                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores10.core.lsq0.forwLoads         4279                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads        43494                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores        14580                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    63.446303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev   207.633527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9        25072     85.75%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19          129      0.44%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39            1      0.00%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49            3      0.01%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59         1921      6.57%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69           41      0.14%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::70-79            1      0.00%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89           12      0.04%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99            7      0.02%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129            8      0.03%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159            1      0.00%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179            1      0.00%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209            1      0.00%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219           13      0.04%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249            1      0.00%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259            1      0.00%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::290-299           11      0.04%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::overflows         2014      6.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value          884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses        45865                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses        16955                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses          108                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses        29537                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses          120                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles         2205                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles        25429                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles      1833938                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles        36025                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles        25437                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts       280141                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores10.core.rename.IQFullEvents        20608                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents           95                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents          626                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.renamedOperands       373461                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups       852592                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups       400530                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups           20                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps       226314                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts        45566                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads        2163056                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes        547516                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles        1920617                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.cpi            26.833254                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores11.core.ipc             0.037267                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded        250912                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded        12387                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued       186353                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued            5                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined       154724                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined       286259                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples      1917987                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.097161                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     0.560877                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0      1846194     96.26%     96.26% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1        21105      1.10%     97.36% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2        14793      0.77%     98.13% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3        16716      0.87%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4        12652      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5         4324      0.23%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6         2149      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7           40      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8           14      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total      1917987                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu           21      0.26%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::Matrix            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixMov            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixOP            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead         4106     49.90%     50.15% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite         4102     49.85%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass         4275      2.29%      2.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu       115145     61.79%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::Matrix            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead        47927     25.72%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite        18996     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total       186353                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.097028                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy              8229                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.044158                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads      2298903                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites       420060                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses       181951                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses       190295                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numSquashedInsts         4212                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.timesIdled            80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles          2630                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles       902163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.MemDepUnit__0.insertedLoads        72728                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores        27300                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads        53412                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores        20586                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups        21563                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.condPredicted         8832                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condIncorrect          194                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.BTBLookups        14969                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBUpdates          184                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.BTBHits        14675                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.980359                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.RASUsed         6325                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores11.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores11.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.commit.commitSquashedInsts       154563                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts          131                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples      1897023                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.057234                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     0.458462                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0      1852666     97.66%     97.66% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1        16730      0.88%     98.54% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2        12518      0.66%     99.20% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3         6532      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4         2215      0.12%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5         4124      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6           74      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7           23      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8         2141      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total      1897023                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples         2141                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores11.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.commitStats0.cpi    26.833254                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores11.core.commitStats0.ipc     0.037267                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores11.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores11.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores11.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores11.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores11.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores11.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores11.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores11.core.decode.idleCycles        21203                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles      1850251                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles        36046                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles         8294                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles         2193                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved        12714                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts       296575                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts          568                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.executeStats0.numInsts       182141                       # Number of executed instructions (Count)
board.processor.cores11.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores11.core.executeStats0.numBranches        10892                       # Number of branches executed (Count)
board.processor.cores11.core.executeStats0.numLoadInsts        45860                       # Number of load instructions executed (Count)
board.processor.cores11.core.executeStats0.numStoreInsts        16943                       # Number of stores executed (Count)
board.processor.cores11.core.executeStats0.instRate     0.094835                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.executeStats0.numCCRegReads        22812                       # Number of times the CC registers were read (Count)
board.processor.cores11.core.executeStats0.numCCRegWrites        38165                       # Number of times the CC registers were written (Count)
board.processor.cores11.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores11.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores11.core.executeStats0.numIntRegReads       238063                       # Number of times the integer registers were read (Count)
board.processor.cores11.core.executeStats0.numIntRegWrites       141373                       # Number of times the integer registers were written (Count)
board.processor.cores11.core.executeStats0.numMemRefs        62803                       # Number of memory refs (Count)
board.processor.cores11.core.executeStats0.numMiscRegReads        86628                       # Number of times the Misc registers were read (Count)
board.processor.cores11.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores11.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores11.core.fetch.predictedBranches        21000                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles      1879639                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles         4608                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.miscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles          351                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.cacheLines        29464                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes           74                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples      1917987                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     0.189660                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     1.137883                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0      1853050     96.61%     96.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1        12355      0.64%     97.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2         2080      0.11%     97.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3         6225      0.32%     97.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4           73      0.00%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5         2198      0.11%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6         6239      0.33%     98.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7         6277      0.33%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8        29490      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total      1917987                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetchStats0.numInsts       248344                       # Number of instructions fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.fetchRate     0.129304                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.fetchStats0.numBranches        21563                       # Number of branches fetched (Count)
board.processor.cores11.core.fetchStats0.branchRate     0.011227                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetchStats0.icacheStallCycles        35642                       # ICache total stall cycles (Cycle)
board.processor.cores11.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles         2193                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles      1793916                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles         6210                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts       263299                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts        72728                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts        27300                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts         4129                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents         2076                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents           33                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts          140                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit       182100                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount       181963                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst       132866                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst       233350                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.094742                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.569385                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores11.core.lsq0.forwLoads         4271                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads        43490                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores        14572                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    63.274848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev   207.387015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9        25075     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19          131      0.45%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29            2      0.01%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59         1904      6.51%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69           61      0.21%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::70-79            2      0.01%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89           12      0.04%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99            7      0.02%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129            9      0.03%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::130-139            1      0.00%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159            1      0.00%     93.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209            1      0.00%     93.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219           13      0.04%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249            1      0.00%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::250-259            1      0.00%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::290-299           10      0.03%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows         2007      6.86%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value          890                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses        45848                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses        16943                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses          108                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses           14                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses        29518                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses          111                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles         2193                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles        25442                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles      1828875                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles        35992                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles        25485                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts       279983                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores11.core.rename.IQFullEvents        20608                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents          672                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.renamedOperands       373234                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups       852211                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups       400382                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps       226087                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts        45589                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads        2157929                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes        547239                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles        1915644                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.cpi            26.763776                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores12.core.ipc             0.037364                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded        250997                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded        12387                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued       186426                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued            5                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined       154809                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined       286404                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples      1913030                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.097451                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     0.561824                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0      1841245     96.25%     96.25% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1        21078      1.10%     97.35% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2        14792      0.77%     98.12% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3        16720      0.87%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4        12657      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5         4324      0.23%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6         2157      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7           42      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8           15      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total      1913030                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu           19      0.23%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead         4106     49.91%     50.14% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite         4102     49.86%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass         4267      2.29%      2.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu       115220     61.80%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead        47936     25.71%     89.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite        18993     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total       186426                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.097318                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy              8227                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.044130                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads      2294090                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites       420230                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses       182030                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses       190374                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numSquashedInsts         4219                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.timesIdled            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles          2614                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles       908211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.MemDepUnit__0.insertedLoads        72742                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores        27296                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads        53413                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores        20585                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups        21592                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.condPredicted         8857                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.BTBLookups        14990                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBUpdates          188                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.BTBHits        14684                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.979586                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.RASUsed         6321                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores12.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores12.core.branchPred.indirectLookups           17                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.commit.commitSquashedInsts       154656                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts          126                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples      1892056                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.057385                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     0.458939                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0      1847689     97.66%     97.66% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1        16730      0.88%     98.54% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2        12523      0.66%     99.20% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3         6542      0.35%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4         2217      0.12%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5         4122      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6           73      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7           23      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8         2137      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total      1892056                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples         2137                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores12.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.commitStats0.cpi    26.763776                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores12.core.commitStats0.ipc     0.037364                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores12.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores12.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores12.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores12.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores12.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores12.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores12.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores12.core.decode.idleCycles        21283                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles      1845203                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles        36057                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles         8299                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles         2188                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved        12720                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts       296695                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts          584                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.executeStats0.numInsts       182207                       # Number of executed instructions (Count)
board.processor.cores12.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores12.core.executeStats0.numBranches        10902                       # Number of branches executed (Count)
board.processor.cores12.core.executeStats0.numLoadInsts        45867                       # Number of load instructions executed (Count)
board.processor.cores12.core.executeStats0.numStoreInsts        16940                       # Number of stores executed (Count)
board.processor.cores12.core.executeStats0.instRate     0.095115                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.executeStats0.numCCRegReads        22833                       # Number of times the CC registers were read (Count)
board.processor.cores12.core.executeStats0.numCCRegWrites        38168                       # Number of times the CC registers were written (Count)
board.processor.cores12.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores12.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores12.core.executeStats0.numIntRegReads       238130                       # Number of times the integer registers were read (Count)
board.processor.cores12.core.executeStats0.numIntRegWrites       141438                       # Number of times the integer registers were written (Count)
board.processor.cores12.core.executeStats0.numMemRefs        62807                       # Number of memory refs (Count)
board.processor.cores12.core.executeStats0.numMiscRegReads        86660                       # Number of times the Misc registers were read (Count)
board.processor.cores12.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores12.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores12.core.fetch.predictedBranches        21005                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles      1874642                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles         4602                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.miscStallCycles           45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles          315                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.cacheLines        29476                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes           75                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples      1913030                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     0.190230                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     1.139565                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0      1848071     96.60%     96.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1        12358      0.65%     97.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2         2079      0.11%     97.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3         6226      0.33%     97.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4           72      0.00%     97.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5         2199      0.11%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6         6241      0.33%     98.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7         6279      0.33%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8        29505      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total      1913030                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetchStats0.numInsts       248405                       # Number of instructions fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.fetchRate     0.129672                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.fetchStats0.numBranches        21592                       # Number of branches fetched (Count)
board.processor.cores12.core.fetchStats0.branchRate     0.011271                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetchStats0.icacheStallCycles        35727                       # ICache total stall cycles (Cycle)
board.processor.cores12.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles         2188                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles      1788857                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles         6235                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts       263384                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts        72742                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts        27296                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts         4129                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents         2077                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts          137                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit       182169                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount       182042                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst       132922                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst       233421                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.095029                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.569452                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores12.core.lsq0.forwLoads         4268                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads        43504                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores        14568                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    63.103256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev   207.114466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9        25083     85.79%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19          128      0.44%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49            2      0.01%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59         1918      6.56%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69           47      0.16%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::70-79            1      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89           14      0.05%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99            8      0.03%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129            9      0.03%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159            1      0.00%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179            1      0.00%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209            2      0.01%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219           11      0.04%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249            1      0.00%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::250-259            1      0.00%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::290-299           12      0.04%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::overflows         1999      6.84%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value          884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses        45855                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses        16940                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses          110                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses        29524                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses          107                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles         2188                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles        25528                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles      1823843                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles        36001                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles        25470                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts       280075                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.IQFullEvents        20605                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents          664                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.renamedOperands       373377                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups       852510                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups       400466                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps       226230                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts        45603                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads        2153059                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes        547435                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles         700532                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.cpi             9.659180                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores13.core.ipc             0.103528                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded        252709                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded        12431                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued       188369                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined       154809                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined       285418                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved         6236                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples       689463                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.273211                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     0.917207                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0       617108     89.51%     89.51% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1        21221      3.08%     92.58% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2        14935      2.17%     94.75% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3        16784      2.43%     97.18% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4        12673      1.84%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5         4384      0.64%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6         2220      0.32%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7          110      0.02%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8           28      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total       689463                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu           55      0.67%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::Matrix            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixMov            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixOP            0      0.00%      0.67% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead         4105     49.69%     50.35% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite         4102     49.65%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass         4260      2.26%      2.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu       116595     61.90%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::Matrix            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead        47954     25.46%     89.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite        19028     10.10%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite          264      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total       188369                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.268894                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy              8262                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.043861                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads      1073151                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites       421322                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses       183252                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads         1326                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites          681                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses          660                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses       191708                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses          663                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numSquashedInsts         4239                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.timesIdled           103                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles         11069                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles       915612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.MemDepUnit__0.insertedLoads        72698                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores        27603                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads        53372                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores        20575                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups        21716                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.condPredicted         8954                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condIncorrect          219                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.BTBLookups        15141                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBUpdates          206                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.BTBHits        14842                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.980252                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.RASUsed         6322                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores13.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores13.core.branchPred.indirectLookups           13                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses           13                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.commit.commitSquashedInsts       154635                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts          140                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples       668487                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.165046                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     0.768074                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0       623551     93.28%     93.28% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1        16881      2.53%     95.80% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2        12654      1.89%     97.70% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3         6630      0.99%     98.69% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4         2298      0.34%     99.03% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5         4179      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6           77      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7           33      0.00%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8         2184      0.33%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total       668487                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu        65647     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total       110331                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples         2184                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.commitStats0.numInsts        72525                       # Number of instructions committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numOps       110331                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numInstsNotNOP        72525                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores13.core.commitStats0.numOpsNotNOP       110331                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.commitStats0.cpi     9.659180                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores13.core.commitStats0.ipc     0.103528                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores13.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores13.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores13.core.commitStats0.numIntInsts       103712                       # Number of integer instructions (Count)
board.processor.cores13.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores13.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores13.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores13.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntAlu        65647     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::total       110331                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedControl::IsControl         6828                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsDirectControl         4692                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCondControl         2545                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores13.core.decode.idleCycles        22581                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles       620093                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles        36193                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles         8389                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles         2207                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved        12878                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred          122                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts       298340                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts          641                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.executeStats0.numInsts       184130                       # Number of executed instructions (Count)
board.processor.cores13.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores13.core.executeStats0.numBranches        11113                       # Number of branches executed (Count)
board.processor.cores13.core.executeStats0.numLoadInsts        45888                       # Number of load instructions executed (Count)
board.processor.cores13.core.executeStats0.numStoreInsts        17230                       # Number of stores executed (Count)
board.processor.cores13.core.executeStats0.instRate     0.262843                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.executeStats0.numCCRegReads        23767                       # Number of times the CC registers were read (Count)
board.processor.cores13.core.executeStats0.numCCRegWrites        38885                       # Number of times the CC registers were written (Count)
board.processor.cores13.core.executeStats0.numFpRegReads          662                       # Number of times the floating registers were read (Count)
board.processor.cores13.core.executeStats0.numFpRegWrites          398                       # Number of times the floating registers were written (Count)
board.processor.cores13.core.executeStats0.numIntRegReads       240030                       # Number of times the integer registers were read (Count)
board.processor.cores13.core.executeStats0.numIntRegWrites       142234                       # Number of times the integer registers were written (Count)
board.processor.cores13.core.executeStats0.numMemRefs        63118                       # Number of memory refs (Count)
board.processor.cores13.core.executeStats0.numMiscRegReads        87345                       # Number of times the Misc registers were read (Count)
board.processor.cores13.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores13.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores13.core.fetch.predictedBranches        21164                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles       649705                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles         4654                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.miscStallCycles           47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles          311                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines        29518                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes          109                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples       689463                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     0.529982                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     1.853780                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0       624196     90.53%     90.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1        12404      1.80%     92.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2         2111      0.31%     92.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3         6290      0.91%     93.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4           87      0.01%     93.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5         2197      0.32%     93.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6         6288      0.91%     94.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7         6274      0.91%     95.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8        29616      4.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total       689463                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetchStats0.numInsts       249299                       # Number of instructions fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.fetchRate     0.355871                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.fetchStats0.numBranches        21716                       # Number of branches fetched (Count)
board.processor.cores13.core.fetchStats0.branchRate     0.030999                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetchStats0.icacheStallCycles        36962                       # ICache total stall cycles (Cycle)
board.processor.cores13.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles         2207                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles       556408                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles         6334                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts       265140                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts        72698                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts        27603                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts         4144                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents         2065                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents          169                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect          146                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts          156                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit       184083                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount       183912                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst       134035                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst       234990                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.262532                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.570386                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores13.core.lsq0.forwLoads         4287                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads        43426                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores        14587                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    20.928498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    53.085665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9        25160     85.95%     85.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19          111      0.38%     86.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29            2      0.01%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39            1      0.00%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49           13      0.04%     86.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59         1595      5.45%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69          315      1.08%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::70-79            1      0.00%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89           89      0.30%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::90-99           10      0.03%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::120-129           28      0.10%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159            1      0.00%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::170-179            2      0.01%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::180-189           61      0.21%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209          288      0.98%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::210-219         1476      5.04%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::220-229           11      0.04%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239            2      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::250-259          105      0.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value          287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses        45876                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses        17230                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses           89                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses           17                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses        29566                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses           97                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles         2207                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles        26866                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles       591734                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles        36187                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles        32469                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts       281764                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents        20547                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents         7671                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.renamedOperands       376122                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups       857643                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups       401938                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps       149954                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps       226168                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts        46135                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads         931113                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes        550907                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts        72525                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps       110331                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles         698397                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.cpi             9.629476                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores14.core.ipc             0.103848                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded        252959                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded        12441                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued       188439                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined       155064                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined       286481                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved         6246                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples       695646                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.270883                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     0.913419                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0       623221     89.59%     89.59% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1        21267      3.06%     92.65% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2        14961      2.15%     94.80% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3        16796      2.41%     97.21% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4        12665      1.82%     99.03% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5         4377      0.63%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6         2227      0.32%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7          101      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8           31      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total       695646                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu           58      0.70%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::Matrix            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixMov            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixOP            0      0.00%      0.70% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead         4105     49.67%     50.37% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite         4102     49.63%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass         4267      2.26%      2.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu       116649     61.90%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::Matrix            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead        47957     25.45%     89.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite        19032     10.10%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite          266      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total       188439                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.269816                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy              8265                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.043860                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads      1079471                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites       421837                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses       183303                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads         1332                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites          681                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses          662                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses       191771                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses          666                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numSquashedInsts         4253                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.timesIdled            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles          2751                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles       921660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.MemDepUnit__0.insertedLoads        72731                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores        27636                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads        53394                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores        20590                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups        21778                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.condPredicted         9004                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condIncorrect          222                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.BTBLookups        15167                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBUpdates          209                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.BTBHits        14841                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.978506                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.RASUsed         6322                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores14.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores14.core.branchPred.indirectLookups           13                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses           13                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.commit.commitSquashedInsts       154875                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts          143                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples       674626                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.163551                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     0.764024                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0       629653     93.33%     93.33% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1        16905      2.51%     95.84% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2        12642      1.87%     97.71% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3         6652      0.99%     98.70% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4         2305      0.34%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5         4193      0.62%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6           83      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7           36      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8         2157      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total       674626                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu        65652     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total       110336                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples         2157                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.commitStats0.numInsts        72527                       # Number of instructions committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numOps       110336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numInstsNotNOP        72527                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores14.core.commitStats0.numOpsNotNOP       110336                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.commitStats0.cpi     9.629476                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores14.core.commitStats0.ipc     0.103848                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores14.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores14.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores14.core.commitStats0.numIntInsts       103717                       # Number of integer instructions (Count)
board.processor.cores14.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores14.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores14.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores14.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntAlu        65652     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::total       110336                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedControl::IsControl         6829                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsDirectControl         4693                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCondControl         2546                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores14.core.decode.idleCycles        21801                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles       627001                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles        36196                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles         8438                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles         2210                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved        12879                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred          124                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts       298730                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts          655                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.executeStats0.numInsts       184186                       # Number of executed instructions (Count)
board.processor.cores14.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores14.core.executeStats0.numBranches        11101                       # Number of branches executed (Count)
board.processor.cores14.core.executeStats0.numLoadInsts        45892                       # Number of load instructions executed (Count)
board.processor.cores14.core.executeStats0.numStoreInsts        17230                       # Number of stores executed (Count)
board.processor.cores14.core.executeStats0.instRate     0.263727                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.executeStats0.numCCRegReads        23729                       # Number of times the CC registers were read (Count)
board.processor.cores14.core.executeStats0.numCCRegWrites        38855                       # Number of times the CC registers were written (Count)
board.processor.cores14.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores14.core.executeStats0.numFpRegWrites          400                       # Number of times the floating registers were written (Count)
board.processor.cores14.core.executeStats0.numIntRegReads       239951                       # Number of times the integer registers were read (Count)
board.processor.cores14.core.executeStats0.numIntRegWrites       142303                       # Number of times the integer registers were written (Count)
board.processor.cores14.core.executeStats0.numMemRefs        63122                       # Number of memory refs (Count)
board.processor.cores14.core.executeStats0.numMiscRegReads        87364                       # Number of times the Misc registers were read (Count)
board.processor.cores14.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores14.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores14.core.fetch.predictedBranches        21163                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles       656602                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles         4666                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.miscStallCycles           48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles          328                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.cacheLines        29547                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples       695646                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     0.526104                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     1.847630                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0       630294     90.61%     90.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1        12409      1.78%     92.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2         2113      0.30%     92.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3         6284      0.90%     93.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4          105      0.02%     93.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5         2202      0.32%     93.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6         6278      0.90%     94.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7         6291      0.90%     95.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8        29670      4.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total       695646                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetchStats0.numInsts       249589                       # Number of instructions fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.fetchRate     0.357374                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.fetchStats0.numBranches        21778                       # Number of branches fetched (Count)
board.processor.cores14.core.fetchStats0.branchRate     0.031183                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetchStats0.icacheStallCycles        36335                       # ICache total stall cycles (Cycle)
board.processor.cores14.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles         2210                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles       562862                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles         6346                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts       265400                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts        72731                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts        27636                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts         4147                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents         2078                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents          169                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts          156                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit       184131                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount       183965                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst       134071                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst       234923                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.263410                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.570702                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores14.core.lsq0.forwLoads         4290                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads        43459                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores        14620                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    21.130363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    50.065612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9        25116     85.80%     85.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19           38      0.13%     85.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49            1      0.00%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59          606      2.07%     88.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69          213      0.73%     88.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::70-79            1      0.00%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89         1248      4.26%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::90-99           44      0.15%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119            3      0.01%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129           52      0.18%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::130-139            1      0.00%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159            1      0.00%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::160-169            1      0.00%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::170-179           23      0.08%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189         1193      4.08%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::200-209          191      0.65%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::210-219          507      1.73%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249            1      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::250-259           32      0.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value          254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses        45880                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses        17230                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses           92                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses        29598                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses          101                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles         2210                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles        26112                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles       598204                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles        36210                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles        32910                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts       282088                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents        20601                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents         8058                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.renamedOperands       376656                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups       858699                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups       402284                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps       149963                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps       226693                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts        46439                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads         937524                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes        551441                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts        72527                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps       110336                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles         699055                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.cpi             9.638548                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores15.core.ipc             0.103750                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded        253186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded        12449                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued       188535                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined       155299                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined       287009                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved         6254                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples       696392                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.270731                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     0.913196                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0       623935     89.60%     89.60% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1        21266      3.05%     92.65% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2        14977      2.15%     94.80% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3        16806      2.41%     97.21% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4        12666      1.82%     99.03% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5         4384      0.63%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6         2225      0.32%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7          101      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8           32      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total       696392                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu           60      0.73%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::Matrix            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixMov            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixOP            0      0.00%      0.73% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead         4105     49.66%     50.38% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite         4102     49.62%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass         4261      2.26%      2.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu       116734     61.92%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::Matrix            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead        47965     25.44%     89.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite        19041     10.10%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite          266      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total       188535                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.269700                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy              8267                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.043849                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads      1080411                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites       422308                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses       183409                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads         1332                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites          681                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses          662                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses       191875                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses          666                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numSquashedInsts         4256                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.timesIdled            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles          2663                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles       927866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.MemDepUnit__0.insertedLoads        72779                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores        27654                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads        53421                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores        20596                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups        21835                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.condPredicted         9037                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condIncorrect          226                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.BTBLookups        15203                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBUpdates          212                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.BTBHits        14844                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.976386                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.RASUsed         6334                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores15.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores15.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.commit.commitSquashedInsts       155136                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts          137                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples       675336                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.163379                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     0.763846                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0       630375     93.34%     93.34% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1        16901      2.50%     95.85% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2        12636      1.87%     97.72% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3         6647      0.98%     98.70% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4         2304      0.34%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5         4194      0.62%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6           80      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7           36      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8         2163      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total       675336                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu        65652     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total       110336                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples         2163                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.commitStats0.numInsts        72527                       # Number of instructions committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numOps       110336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numInstsNotNOP        72527                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores15.core.commitStats0.numOpsNotNOP       110336                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.commitStats0.cpi     9.638548                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores15.core.commitStats0.ipc     0.103750                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores15.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores15.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores15.core.commitStats0.numIntInsts       103717                       # Number of integer instructions (Count)
board.processor.cores15.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores15.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores15.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores15.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntAlu        65652     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::total       110336                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedControl::IsControl         6829                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsDirectControl         4693                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCondControl         2546                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores15.core.decode.idleCycles        21698                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles       627822                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles        36213                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles         8454                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles         2205                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved        12881                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred          127                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts       298994                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts          668                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.executeStats0.numInsts       184279                       # Number of executed instructions (Count)
board.processor.cores15.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores15.core.executeStats0.numBranches        11106                       # Number of branches executed (Count)
board.processor.cores15.core.executeStats0.numLoadInsts        45899                       # Number of load instructions executed (Count)
board.processor.cores15.core.executeStats0.numStoreInsts        17240                       # Number of stores executed (Count)
board.processor.cores15.core.executeStats0.instRate     0.263612                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.executeStats0.numCCRegReads        23740                       # Number of times the CC registers were read (Count)
board.processor.cores15.core.executeStats0.numCCRegWrites        38873                       # Number of times the CC registers were written (Count)
board.processor.cores15.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores15.core.executeStats0.numFpRegWrites          400                       # Number of times the floating registers were written (Count)
board.processor.cores15.core.executeStats0.numIntRegReads       240021                       # Number of times the integer registers were read (Count)
board.processor.cores15.core.executeStats0.numIntRegWrites       142384                       # Number of times the integer registers were written (Count)
board.processor.cores15.core.executeStats0.numMemRefs        63139                       # Number of memory refs (Count)
board.processor.cores15.core.executeStats0.numMiscRegReads        87405                       # Number of times the Misc registers were read (Count)
board.processor.cores15.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores15.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores15.core.fetch.predictedBranches        21179                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles       657374                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles         4662                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.miscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles          285                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.cacheLines        29581                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples       696392                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     0.526255                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     1.847957                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0       630961     90.60%     90.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1        12419      1.78%     92.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2         2115      0.30%     92.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3         6292      0.90%     93.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4          106      0.02%     93.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5         2203      0.32%     93.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6         6279      0.90%     94.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7         6294      0.90%     95.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8        29723      4.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total       696392                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetchStats0.numInsts       249826                       # Number of instructions fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.fetchRate     0.357377                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.fetchStats0.numBranches        21835                       # Number of branches fetched (Count)
board.processor.cores15.core.fetchStats0.branchRate     0.031235                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetchStats0.icacheStallCycles        36362                       # ICache total stall cycles (Cycle)
board.processor.cores15.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles         2205                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles       562814                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles         6354                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts       265635                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts        72779                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts        27654                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts         4150                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents         2086                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents          169                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts          148                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit       184227                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount       184071                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst       134139                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst       235010                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.263314                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.570780                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores15.core.lsq0.forwLoads         4284                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads        43507                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores        14638                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    21.130261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    53.528066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9        25113     85.79%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19          129      0.44%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29            2      0.01%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49            1      0.00%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59         1894      6.47%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69           68      0.23%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89           35      0.12%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99            9      0.03%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::120-129           70      0.24%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::130-139            1      0.00%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159            1      0.00%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::170-179            5      0.02%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::200-209           46      0.16%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::210-219         1776      6.07%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249            1      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::250-259          121      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value          257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses        45887                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses        17240                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses           92                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses        29623                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses           91                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles         2205                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles        26016                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles       598195                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles        36232                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles        33744                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts       282338                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents        20621                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents         8865                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.renamedOperands       377052                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups       859491                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups       402604                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps       149963                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps       227089                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts        46533                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads         938489                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes        551999                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts        72527                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps       110336                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores16.core.numCycles         695741                       # Number of cpu cycles simulated (Cycle)
board.processor.cores16.core.cpi             9.592855                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores16.core.ipc             0.104244                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores16.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores16.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores16.core.instsAdded        253039                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores16.core.nonSpecInstsAdded        12446                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores16.core.instsIssued       188482                       # Number of instructions issued (Count)
board.processor.cores16.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores16.core.squashedInstsExamined       155149                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores16.core.squashedOperandsExamined       286608                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores16.core.squashedNonSpecRemoved         6251                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores16.core.numIssuedDist::samples       692914                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::mean     0.272014                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::stdev     0.915213                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::0       620479     89.55%     89.55% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::1        21256      3.07%     92.61% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::2        14983      2.16%     94.78% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::3        16795      2.42%     97.20% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::4        12662      1.83%     99.03% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::5         4375      0.63%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::6         2229      0.32%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::7          102      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::8           33      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::total       692914                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntAlu           61      0.74%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntMult            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntDiv            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatAdd            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCmp            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCvt            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMult            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMultAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatDiv            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMisc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatSqrt            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAdd            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAddAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAlu            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCmp            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCvt            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMisc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMult            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMultAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShift            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShiftAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdDiv            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSqrt            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAdd            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMult            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAdd            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAlu            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceCmp            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAes            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAesMix            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma2            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma3            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdPredAlu            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::Matrix            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixMov            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixOP            0      0.00%      0.74% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemRead         4105     49.65%     50.39% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemWrite         4102     49.61%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statIssuedInstType_0::No_OpClass         4259      2.26%      2.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntAlu       116695     61.91%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMult            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMult            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShift            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAes            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::Matrix            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemRead        47961     25.45%     89.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemWrite        19033     10.10%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemWrite          266      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::total       188482                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.issueRate       0.270908                       # Inst issue rate ((Count/Cycle))
board.processor.cores16.core.fuBusy              8268                       # FU busy when requested (Count)
board.processor.cores16.core.fuBusyRate      0.043866                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores16.core.intInstQueueReads      1076828                       # Number of integer instruction queue reads (Count)
board.processor.cores16.core.intInstQueueWrites       422007                       # Number of integer instruction queue writes (Count)
board.processor.cores16.core.intInstQueueWakeupAccesses       183358                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores16.core.fpInstQueueReads         1332                       # Number of floating instruction queue reads (Count)
board.processor.cores16.core.fpInstQueueWrites          681                       # Number of floating instruction queue writes (Count)
board.processor.cores16.core.fpInstQueueWakeupAccesses          662                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores16.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores16.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores16.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores16.core.intAluAccesses       191825                       # Number of integer alu accesses (Count)
board.processor.cores16.core.fpAluAccesses          666                       # Number of floating point alu accesses (Count)
board.processor.cores16.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.numSquashedInsts         4257                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores16.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores16.core.timesIdled            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores16.core.idleCycles          2827                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores16.core.quiesceCycles       933949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores16.core.MemDepUnit__0.insertedLoads        72749                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.insertedStores        27641                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingLoads        53397                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingStores        20594                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.branchPred.lookups        21816                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.condPredicted         9020                       # Number of conditional branches predicted (Count)
board.processor.cores16.core.branchPred.condIncorrect          223                       # Number of conditional branches incorrect (Count)
board.processor.cores16.core.branchPred.BTBLookups        15195                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.BTBUpdates          210                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.BTBHits        14843                       # Number of BTB hits (Count)
board.processor.cores16.core.branchPred.BTBHitRatio     0.976834                       # BTB Hit Ratio (Ratio)
board.processor.cores16.core.branchPred.RASUsed         6329                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores16.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores16.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores16.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores16.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores16.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores16.core.commit.commitSquashedInsts       154960                       # The number of squashed insts skipped by commit (Count)
board.processor.cores16.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores16.core.commit.branchMispredicts          135                       # The number of times a branch was mispredicted (Count)
board.processor.cores16.core.commit.numCommittedDist::samples       671893                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::mean     0.164217                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::stdev     0.765392                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::0       626911     93.31%     93.31% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::1        16910      2.52%     95.82% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::2        12644      1.88%     97.70% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::3         6658      0.99%     98.69% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::4         2305      0.34%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::5         4194      0.62%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::6           79      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::7           36      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::8         2156      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::total       671893                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores16.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores16.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores16.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntAlu        65652     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::total       110336                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.commitEligibleSamples         2156                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores16.core.commitStats0.numInsts        72527                       # Number of instructions committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numOps       110336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numInstsNotNOP        72527                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores16.core.commitStats0.numOpsNotNOP       110336                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores16.core.commitStats0.cpi     9.592855                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores16.core.commitStats0.ipc     0.104244                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores16.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores16.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores16.core.commitStats0.numIntInsts       103717                       # Number of integer instructions (Count)
board.processor.cores16.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores16.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores16.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores16.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntAlu        65652     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::total       110336                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedControl::IsControl         6829                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsDirectControl         4693                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCondControl         2546                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores16.core.decode.idleCycles        21825                       # Number of cycles decode is idle (Cycle)
board.processor.cores16.core.decode.blockedCycles       624249                       # Number of cycles decode is blocked (Cycle)
board.processor.cores16.core.decode.runCycles        36191                       # Number of cycles decode is running (Cycle)
board.processor.cores16.core.decode.unblockCycles         8447                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores16.core.decode.squashCycles         2202                       # Number of cycles decode is squashing (Cycle)
board.processor.cores16.core.decode.branchResolved        12880                       # Number of times decode resolved a branch (Count)
board.processor.cores16.core.decode.branchMispred          125                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores16.core.decode.decodedInsts       298831                       # Number of instructions handled by decode (Count)
board.processor.cores16.core.decode.squashedInsts          650                       # Number of squashed instructions handled by decode (Count)
board.processor.cores16.core.executeStats0.numInsts       184225                       # Number of executed instructions (Count)
board.processor.cores16.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores16.core.executeStats0.numBranches        11106                       # Number of branches executed (Count)
board.processor.cores16.core.executeStats0.numLoadInsts        45895                       # Number of load instructions executed (Count)
board.processor.cores16.core.executeStats0.numStoreInsts        17231                       # Number of stores executed (Count)
board.processor.cores16.core.executeStats0.instRate     0.264790                       # Inst execution rate ((Count/Cycle))
board.processor.cores16.core.executeStats0.numCCRegReads        23746                       # Number of times the CC registers were read (Count)
board.processor.cores16.core.executeStats0.numCCRegWrites        38867                       # Number of times the CC registers were written (Count)
board.processor.cores16.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores16.core.executeStats0.numFpRegWrites          400                       # Number of times the floating registers were written (Count)
board.processor.cores16.core.executeStats0.numIntRegReads       239993                       # Number of times the integer registers were read (Count)
board.processor.cores16.core.executeStats0.numIntRegWrites       142350                       # Number of times the integer registers were written (Count)
board.processor.cores16.core.executeStats0.numMemRefs        63126                       # Number of memory refs (Count)
board.processor.cores16.core.executeStats0.numMiscRegReads        87382                       # Number of times the Misc registers were read (Count)
board.processor.cores16.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores16.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores16.core.fetch.predictedBranches        21172                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores16.core.fetch.cycles       653757                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores16.core.fetch.squashCycles         4652                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores16.core.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores16.core.fetch.pendingTrapStallCycles          278                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores16.core.fetch.cacheLines        29565                       # Number of cache lines fetched (Count)
board.processor.cores16.core.fetch.icacheSquashes           97                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores16.core.fetch.nisnDist::samples       692914                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::mean     0.528625                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::stdev     1.851702                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::0       627509     90.56%     90.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::1        12416      1.79%     92.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::2         2114      0.31%     92.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::3         6291      0.91%     93.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::4          108      0.02%     93.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::5         2205      0.32%     93.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::6         6277      0.91%     94.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::7         6296      0.91%     95.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::8        29698      4.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::total       692914                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetchStats0.numInsts       249734                       # Number of instructions fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.fetchRate     0.358947                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores16.core.fetchStats0.numBranches        21816                       # Number of branches fetched (Count)
board.processor.cores16.core.fetchStats0.branchRate     0.031356                       # Number of branch fetches per cycle (Ratio)
board.processor.cores16.core.fetchStats0.icacheStallCycles        36514                       # ICache total stall cycles (Cycle)
board.processor.cores16.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores16.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores16.core.iew.squashCycles         2202                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores16.core.iew.blockCycles       559291                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores16.core.iew.unblockCycles         6543                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores16.core.iew.dispatchedInsts       265485                       # Number of instructions dispatched to IQ (Count)
board.processor.cores16.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores16.core.iew.dispLoadInsts        72749                       # Number of dispatched load instructions (Count)
board.processor.cores16.core.iew.dispStoreInsts        27641                       # Number of dispatched store instructions (Count)
board.processor.cores16.core.iew.dispNonSpecInsts         4149                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores16.core.iew.iqFullEvents         2080                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.lsqFullEvents          364                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores16.core.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores16.core.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores16.core.iew.branchMispredicts          150                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores16.core.iew.instsToCommit       184179                       # Cumulative count of insts sent to commit (Count)
board.processor.cores16.core.iew.writebackCount       184020                       # Cumulative count of insts written-back (Count)
board.processor.cores16.core.iew.producerInst       134103                       # Number of instructions producing a value (Count)
board.processor.cores16.core.iew.consumerInst       234963                       # Number of instructions consuming a value (Count)
board.processor.cores16.core.iew.wbRate      0.264495                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores16.core.iew.wbFanout     0.570741                       # Average fanout of values written-back ((Count/Count))
board.processor.cores16.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores16.core.lsq0.forwLoads         4285                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores16.core.lsq0.squashedLoads        43477                       # Number of loads squashed (Count)
board.processor.cores16.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores16.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores16.core.lsq0.squashedStores        14625                       # Number of stores squashed (Count)
board.processor.cores16.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores16.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores16.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::mean    20.999385                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::stdev    53.428319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::0-9        25147     85.91%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::10-19          130      0.44%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::50-59         1891      6.46%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::60-69           67      0.23%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::70-79            1      0.00%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::80-89           35      0.12%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::90-99            8      0.03%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::120-129           43      0.15%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::130-139            1      0.00%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::150-159            1      0.00%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::160-169            1      0.00%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::170-179            3      0.01%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::180-189            1      0.00%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::190-199            1      0.00%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::200-209           42      0.14%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::210-219         1778      6.07%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::250-259          121      0.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::max_value          287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.mmu.dtb.rdAccesses        45883                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrAccesses        17231                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.dtb.rdMisses           94                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrAccesses        29607                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrMisses           94                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.rename.squashCycles         2202                       # Number of cycles rename is squashing (Cycle)
board.processor.cores16.core.rename.idleCycles        26138                       # Number of cycles rename is idle (Cycle)
board.processor.cores16.core.rename.blockCycles       594877                       # Number of cycles rename is blocking (Cycle)
board.processor.cores16.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores16.core.rename.runCycles        36211                       # Number of cycles rename is running (Cycle)
board.processor.cores16.core.rename.unblockCycles        33486                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores16.core.rename.renamedInsts       282178                       # Number of instructions processed by rename (Count)
board.processor.cores16.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores16.core.rename.IQFullEvents        20610                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores16.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores16.core.rename.SQFullEvents         8623                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores16.core.rename.renamedOperands       376807                       # Number of destination operands rename has renamed (Count)
board.processor.cores16.core.rename.lookups       859004                       # Number of register rename lookups that rename has made (Count)
board.processor.cores16.core.rename.intLookups       402401                       # Number of integer rename lookups (Count)
board.processor.cores16.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores16.core.rename.committedMaps       149963                       # Number of HB maps that are committed (Count)
board.processor.cores16.core.rename.undoneMaps       226844                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores16.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores16.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores16.core.rename.skidInsts        46493                       # count of insts added to the skid buffer (Count)
board.processor.cores16.core.rob.reads         934877                       # The number of ROB reads (Count)
board.processor.cores16.core.rob.writes        551612                       # The number of ROB writes (Count)
board.processor.cores16.core.thread_0.numInsts        72527                       # Number of Instructions committed (Count)
board.processor.cores16.core.thread_0.numOps       110336                       # Number of Ops committed (Count)
board.processor.cores16.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         1870128                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             26.127864                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.038273                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         251024                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        12384                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        186458                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       154833                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       286111                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved         6198                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples      1867622                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.099837                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.568597                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0      1795851     96.16%     96.16% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        21071      1.13%     97.29% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        14776      0.79%     98.08% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        16716      0.90%     98.97% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        12652      0.68%     99.65% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5         4332      0.23%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6         2165      0.12%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7           43      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           16      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total      1867622                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           39      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         4104     49.77%     50.24% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         4103     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass         4286      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       115231     61.80%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            4      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        47920     25.70%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        19007     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       186458                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.099703                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy               8246                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.044224                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads      2248766                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       420271                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       182051                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads           32                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites           25                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses           16                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       190402                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses           16                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts         4213                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles           2506                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       833454                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads        72732                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        27305                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads        53413                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        20580                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups        21582                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.condPredicted         8821                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condIncorrect          194                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.BTBLookups        14999                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          183                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        14698                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.979932                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.RASUsed         6325                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores2.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores2.core.branchPred.indirectLookups           13                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           13                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.commit.commitSquashedInsts       154636                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          138                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples      1846630                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.058796                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.464572                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0      1802275     97.60%     97.60% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        16726      0.91%     98.50% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        12515      0.68%     99.18% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         6541      0.35%     99.54% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4         2213      0.12%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         4121      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           74      0.00%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           25      0.00%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8         2140      0.12%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total      1846630                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    26.127864                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.038273                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        21322                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles      1799744                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        36063                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles         8292                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         2201                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        12730                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred          111                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       296670                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       182245                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        10911                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        45853                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts        16956                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.097451                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        22836                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        38211                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads           20                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       238224                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       141428                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        62809                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        86660                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        21023                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles      1829160                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         4622                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles          396                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        29460                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           74                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples      1867622                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.194831                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     1.152821                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0      1802667     96.52%     96.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1        12353      0.66%     97.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2         2083      0.11%     97.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         6225      0.33%     97.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4           70      0.00%     97.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         2198      0.12%     97.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6         6262      0.34%     98.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7         6277      0.34%     98.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        29487      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total      1867622                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       248444                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.132849                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        21582                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.011540                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles        35698                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         2201                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles      1743527                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         6224                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       263408                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts        72732                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        27305                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts         4128                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents         2069                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          147                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       182219                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       182067                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       132919                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       233451                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.097355                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.569366                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         4283                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        43494                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        14577                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean    61.530679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev   204.106991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        25079     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19          116      0.40%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            1      0.00%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49            2      0.01%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59         1655      5.66%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::60-69          125      0.43%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79            2      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::80-89          289      0.99%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::90-99            4      0.01%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139           22      0.08%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159            3      0.01%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::200-209            1      0.00%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229           19      0.06%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249            5      0.02%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::overflows         1915      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        45853                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses        16956                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           85                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        29521                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           96                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         2201                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        25560                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles      1778490                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        36016                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        25355                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       280078                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents        20571                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents           97                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents          582                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       373372                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       852380                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       400487                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups           20                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       226225                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        45520                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads         2107610                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         547413                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         1902518                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             26.580390                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.037622                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         250917                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        12384                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        186402                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       154726                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       286007                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved         6198                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples      1900052                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.098104                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.563696                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0      1828288     96.22%     96.22% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        21067      1.11%     97.33% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        14785      0.78%     98.11% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        16720      0.88%     98.99% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        12645      0.67%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5         4325      0.23%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6         2167      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           42      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           13      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total      1900052                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           38      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         4106     49.79%     50.25% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         4102     49.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass         4272      2.29%      2.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       115198     61.80%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        47927     25.71%     89.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        18995     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       186402                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.097976                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy               8246                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.044238                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads      2281092                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       420064                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       181996                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       190364                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts         4213                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled             80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles           2466                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       845521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads        72714                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        27289                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads        53400                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        20579                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups        21581                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.condPredicted         8823                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condIncorrect          194                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.BTBLookups        14998                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          183                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        14697                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.979931                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.RASUsed         6321                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores3.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores3.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           13                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.commit.commitSquashedInsts       154556                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          130                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples      1879082                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.057781                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.460509                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0      1834713     97.64%     97.64% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        16737      0.89%     98.53% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        12519      0.67%     99.20% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         6542      0.35%     99.54% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4         2214      0.12%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         4121      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           74      0.00%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           27      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8         2135      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total      1879082                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples         2135                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    26.580390                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.037622                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        21299                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles      1832224                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        36044                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles         8293                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         2192                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        12729                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred          111                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       296583                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          568                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       182189                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        10904                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        45860                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts        16942                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.095762                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        22819                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        38193                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       238165                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       141399                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        62802                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        86644                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        21019                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles      1861694                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         4604                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          323                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        29454                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples      1900052                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.191466                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     1.143102                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0      1835111     96.58%     96.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1        12351      0.65%     97.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2         2081      0.11%     97.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         6224      0.33%     97.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4           69      0.00%     97.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5         2198      0.12%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6         6261      0.33%     98.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7         6278      0.33%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        29479      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total      1900052                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       248390                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.130559                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        21581                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.011343                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles        35685                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         2192                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles      1775976                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         6227                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       263301                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts        72714                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        27289                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts         4128                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents         2074                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          138                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       182149                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       182008                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       132895                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       233402                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.095667                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.569382                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         4282                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        43476                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        14561                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean    62.645290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev   206.499699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        25081     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19          129      0.44%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::30-39            1      0.00%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59         1928      6.59%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69           44      0.15%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79            2      0.01%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89           10      0.03%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::90-99            4      0.01%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119           21      0.07%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::120-129            1      0.00%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::150-159            1      0.00%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169           21      0.07%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::200-209            1      0.00%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::210-219            2      0.01%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249            1      0.00%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::250-259           22      0.08%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::290-299            1      0.00%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::overflows         1968      6.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        45845                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses        16942                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           86                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        29505                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           86                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         2192                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        25535                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles      1810938                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        35995                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        25392                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       279978                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents        20563                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents          625                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands       373250                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       852128                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       400363                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       226103                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        45529                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads         2139987                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         547231                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles         1920021                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             26.824927                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.037279                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         251028                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        186472                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       154843                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       286165                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples      1917620                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.097241                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.561355                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0      1845829     96.26%     96.26% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        21088      1.10%     97.36% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        14786      0.77%     98.13% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        16710      0.87%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        12656      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5         4325      0.23%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6         2165      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           45      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           16      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total      1917620                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           38      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         4105     49.78%     50.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         4104     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass         4287      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       115236     61.80%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            4      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        47927     25.70%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        19008     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       186472                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.097120                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy               8247                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.044226                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads      2298793                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       420291                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       182057                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads           32                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites           25                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses           16                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       190416                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses           16                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts         4211                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled             75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles           2401                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       852900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads        72731                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        27307                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads        53407                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        20582                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups        21592                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.condPredicted         8833                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condIncorrect          195                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.BTBLookups        15010                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          185                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        14699                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.979280                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.RASUsed         6322                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores4.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores4.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.commit.commitSquashedInsts       154635                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts          141                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples      1896629                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.057246                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.458562                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0      1852281     97.66%     97.66% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        16721      0.88%     98.54% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        12514      0.66%     99.20% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         6537      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4         2216      0.12%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         4120      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           73      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           23      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8         2144      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total      1896629                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples         2144                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    26.824927                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.037279                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        21312                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles      1849734                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        36079                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles         8291                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         2204                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        12732                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       296733                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          579                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       182261                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        10910                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        45859                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts        16957                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.094927                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        22834                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        38205                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads           20                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       238221                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       141439                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        62816                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        86672                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        21021                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles      1879226                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         4630                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles          398                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines        29466                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples      1917620                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.189779                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     1.138211                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0      1852658     96.61%     96.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1        12354      0.64%     97.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2         2083      0.11%     97.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         6224      0.32%     97.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4           72      0.00%     97.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5         2196      0.11%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6         6261      0.33%     98.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7         6278      0.33%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        29494      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total      1917620                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       248466                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.129408                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        21592                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.011246                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles        35620                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         2204                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles      1793518                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         6225                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       263418                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts        72731                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        27307                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents         2072                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          151                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       182230                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       182073                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       132926                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       233459                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.094829                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.569376                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         4283                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        43493                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        14579                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean    63.234900                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev   207.379461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        25079     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19          136      0.47%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49            1      0.00%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59         1917      6.56%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69           46      0.16%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::70-79            1      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::80-89            7      0.02%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::100-109            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::130-139            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            1      0.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::160-169           20      0.07%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209            1      0.00%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::210-219            2      0.01%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249            1      0.00%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::250-259           22      0.08%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::290-299            1      0.00%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::overflows         2001      6.84%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          885                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        45852                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses        16957                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           85                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        29530                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           99                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         2204                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        25555                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles      1828479                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        36024                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        25358                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       280119                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents        20576                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents          582                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands       373423                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       852517                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       400522                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups           24                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       226276                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        45513                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads         2157604                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         547411                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles         1929687                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             26.959973                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.037092                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         251200                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        186601                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       155015                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       286522                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples      1926858                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.096842                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.560405                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0      1855049     96.27%     96.27% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        21086      1.09%     97.37% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        14780      0.77%     98.13% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        16705      0.87%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        12672      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5         4331      0.22%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6         2167      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7           49      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total      1926858                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         4106     49.75%     50.28% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         4104     49.72%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass         4288      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       115334     61.81%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            4      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        47946     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        19019     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       186601                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.096700                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy               8254                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.044233                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads      2308296                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       420634                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       182169                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads           32                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites           25                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses           16                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       190551                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses           16                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts         4219                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled             84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles           2829                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       859717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads        72741                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        27330                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads        53404                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        20592                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups        21611                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.condPredicted         8851                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condIncorrect          199                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.BTBLookups        15017                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          188                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        14702                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.979024                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.RASUsed         6322                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores5.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores5.core.branchPred.indirectLookups           13                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           13                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.commit.commitSquashedInsts       154806                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          144                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples      1905837                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.056970                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.457482                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0      1861492     97.67%     97.67% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1        16719      0.88%     98.55% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        12516      0.66%     99.21% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         6526      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4         2224      0.12%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         4120      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           73      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7           24      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         2143      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total      1905837                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         2143                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    26.959973                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.037092                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        21419                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles      1858842                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        36097                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles         8293                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         2207                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        12733                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       296884                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       182382                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        10913                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        45877                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts        16966                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.094514                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        22847                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        38225                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads           20                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       238326                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       141537                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        62843                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        86725                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        21024                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles      1888327                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         4638                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles          406                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        29482                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           78                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples      1926858                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.188971                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.135861                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0      1861867     96.63%     96.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1        12354      0.64%     97.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2         2082      0.11%     97.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         6227      0.32%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4           74      0.00%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5         2200      0.11%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6         6263      0.33%     98.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7         6280      0.33%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        29511      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total      1926858                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       248578                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.128818                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        21611                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.011199                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles        35745                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         2207                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles      1802567                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         6227                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       263590                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts        72741                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        27330                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents         2074                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          152                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       182343                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       182185                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       133020                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       233591                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.094412                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.569457                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         4276                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        43503                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        14602                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    63.553766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev   207.828933                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        25079     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19          131      0.45%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49            2      0.01%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59         1920      6.57%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69           44      0.15%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::70-79            3      0.01%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89            8      0.03%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::90-99            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209            3      0.01%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::220-229            1      0.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::250-259           19      0.06%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::290-299            2      0.01%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::overflows         2025      6.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        45865                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses        16966                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           88                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        29546                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses          105                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         2207                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        25659                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles      1837553                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        36044                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        25395                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       280273                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents        20588                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents          135                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents          562                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands       373701                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups       853066                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       400717                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups           24                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       226554                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        45548                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads         2166971                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         547783                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles         1933916                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             27.019057                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.037011                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         250875                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        12384                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        186345                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       154684                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       286057                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved         6198                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples      1931371                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.096483                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.559201                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0      1859640     96.29%     96.29% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        21056      1.09%     97.38% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        14771      0.76%     98.14% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        16701      0.86%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        12659      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5         4326      0.22%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6         2162      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7           42      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           14      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total      1931371                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           38      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead         4106     49.79%     50.25% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         4102     49.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass         4269      2.29%      2.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       115166     61.80%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        47917     25.71%     89.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        18983     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       186345                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.096356                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy               8246                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.044251                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads      2312297                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       419980                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       181935                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       190310                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts         4213                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles           2545                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       868319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads        72705                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        27286                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads        53401                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        20589                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups        21569                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.condPredicted         8822                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condIncorrect          192                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.BTBLookups        14989                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          182                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        14694                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.980319                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.RASUsed         6319                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores6.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores6.core.branchPred.indirectLookups           12                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           12                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.commit.commitSquashedInsts       154553                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          124                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples      1910419                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.056833                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.456830                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0      1866062     97.68%     97.68% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1        16726      0.88%     98.55% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        12520      0.66%     99.21% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         6529      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4         2223      0.12%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         4122      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           75      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           26      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         2136      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total      1910419                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         2136                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    27.019057                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.037011                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        21233                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles      1863625                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        36037                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles         8290                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         2186                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        12726                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred          111                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       296541                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          568                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       182132                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        10899                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        45849                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts        16930                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.094178                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        22819                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        38189                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       238102                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       141360                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs        62779                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        86609                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        21013                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles      1893113                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         4592                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          327                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines        29449                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples      1931371                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.188338                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.133977                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0      1866436     96.64%     96.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1        12351      0.64%     97.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2         2080      0.11%     97.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         6224      0.32%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4           70      0.00%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5         2198      0.11%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6         6261      0.32%     98.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7         6277      0.33%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        29474      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total      1931371                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       248371                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.128429                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        21569                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.011153                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles        35590                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         2186                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles      1807359                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         6227                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       263259                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts        72705                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        27286                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts         4128                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents         2073                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          132                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       182088                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       181947                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       132865                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       233379                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.094082                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.569310                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         4271                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        43467                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        14558                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    63.724605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev   208.044500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        25079     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19          131      0.45%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49            2      0.01%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59         1920      6.57%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69           40      0.14%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::70-79            1      0.00%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89            7      0.02%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::90-99            7      0.02%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::280-289            1      0.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows         2048      7.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses        45837                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses        16930                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           87                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses           12                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        29497                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           85                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         2186                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        25468                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles      1842330                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        35987                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        25400                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       279936                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents        20578                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents          134                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents          581                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands       373189                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups       852014                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       400329                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       226042                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        45512                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads         2171320                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes         547207                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles         1935636                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             27.043087                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.036978                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         251203                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        12387                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        186593                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       155015                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       286637                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples      1933030                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.096529                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.559367                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0      1861191     96.28%     96.28% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        21103      1.09%     97.38% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        14798      0.77%     98.14% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        16723      0.87%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        12658      0.65%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5         4330      0.22%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6         2163      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7           47      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total      1933030                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           40      0.48%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         4106     49.78%     50.27% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         4102     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass         4269      2.29%      2.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       115364     61.83%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        47955     25.70%     89.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        18995     10.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       186593                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.096399                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy               8248                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.044203                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads      2314455                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       420642                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       182171                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       190560                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts         4231                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles           2606                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       874537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads        72753                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        27299                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads        53413                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        20582                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups        21639                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.condPredicted         8875                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condIncorrect          204                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.BTBLookups        15030                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          192                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        14720                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.979375                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.RASUsed         6325                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores7.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores7.core.branchPred.indirectLookups           13                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           12                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.commit.commitSquashedInsts       154862                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          133                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples      1912005                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.056786                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.456664                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0      1867642     97.68%     97.68% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1        16734      0.88%     98.55% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2        12520      0.65%     99.21% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         6536      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4         2215      0.12%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         4122      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           71      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           23      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         2142      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total      1912005                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         2142                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    27.043087                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.036978                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        21275                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles      1865171                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        36086                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles         8302                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         2196                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        12741                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       296934                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       182362                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        10920                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        45885                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts        16939                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.094213                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        22879                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        38212                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       238287                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       141551                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs        62824                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        86723                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        21046                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles      1894555                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         4618                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          300                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        29508                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           82                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples      1933030                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.188455                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.134322                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0      1868006     96.64%     96.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1        12360      0.64%     97.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2         2082      0.11%     97.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         6230      0.32%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4           75      0.00%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5         2204      0.11%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6         6272      0.32%     98.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7         6284      0.33%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        29517      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total      1933030                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       248624                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.128446                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        21639                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.011179                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles        35820                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         2196                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles      1808846                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         6230                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       263590                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts        72753                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        27299                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts         4129                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents         2074                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          139                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       182322                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       182183                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       133037                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       233605                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.094120                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.569496                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         4264                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        43515                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        14571                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    63.784595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev   208.125959                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        25075     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19          129      0.44%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59         1920      6.57%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::60-69           43      0.15%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::70-79            4      0.01%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89            9      0.03%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99            7      0.02%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::overflows         2049      7.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          882                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses        45873                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses        16939                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           96                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        29556                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           94                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         2196                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        25524                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles      1843868                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        36032                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        25410                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       280294                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents        20619                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents          584                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands       373786                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups       853186                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       400733                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       226639                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        45632                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads         2173196                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes         547899                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles         1933847                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi             27.018093                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.037012                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded         251019                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded        12387                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued        186428                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined       154831                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined       286365                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved         6201                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples      1931027                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.096543                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     0.559276                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0      1859234     96.28%     96.28% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1        21094      1.09%     97.37% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2        14789      0.77%     98.14% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3        16709      0.87%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4        12661      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5         4322      0.22%     99.89% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6         2165      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7           39      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8           14      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total      1931027                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu           38      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead         4106     49.79%     50.25% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite         4102     49.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass         4268      2.29%      2.29% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu       115235     61.81%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead        47924     25.71%     89.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite        18991     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total       186428                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.096403                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy               8246                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.044232                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads      2312119                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites       420274                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses       182022                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses       190394                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts         4216                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.timesIdled             86                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles           2820                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles       880802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.MemDepUnit__0.insertedLoads        72730                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores        27301                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads        53414                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores        20592                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups        21584                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.condPredicted         8834                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condIncorrect          195                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.BTBLookups        14994                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates          185                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits        14698                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.980259                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.RASUsed         6319                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores8.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores8.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.commit.commitSquashedInsts       154662                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts          125                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples      1910052                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.056844                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     0.456799                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0      1865683     97.68%     97.68% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1        16734      0.88%     98.55% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2        12520      0.66%     99.21% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3         6545      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4         2214      0.12%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5         4121      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6           75      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7           25      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8         2135      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total      1910052                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples         2135                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi    27.018093                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.037012                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores8.core.decode.idleCycles        21157                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles      1863332                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles        36056                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles         8295                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles         2187                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved        12730                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts       296688                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.executeStats0.numInsts       182212                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches        10905                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts        45855                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts        16938                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate     0.094223                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numCCRegReads        22826                       # Number of times the CC registers were read (Count)
board.processor.cores8.core.executeStats0.numCCRegWrites        38194                       # Number of times the CC registers were written (Count)
board.processor.cores8.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores8.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numIntRegReads       238167                       # Number of times the integer registers were read (Count)
board.processor.cores8.core.executeStats0.numIntRegWrites       141432                       # Number of times the integer registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs        62793                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numMiscRegReads        86645                       # Number of times the Misc registers were read (Count)
board.processor.cores8.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.predictedBranches        21017                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles      1892732                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles         4596                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.miscStallCycles           45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles          311                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.cacheLines        29459                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples      1931027                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     0.188441                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     1.134291                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0      1866070     96.64%     96.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1        12355      0.64%     97.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2         2080      0.11%     97.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3         6224      0.32%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4           73      0.00%     97.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5         2198      0.11%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6         6262      0.32%     98.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7         6276      0.33%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8        29489      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total      1931027                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetchStats0.numInsts       248433                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate     0.128466                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.numBranches        21584                       # Number of branches fetched (Count)
board.processor.cores8.core.fetchStats0.branchRate     0.011161                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.icacheStallCycles        35641                       # ICache total stall cycles (Cycle)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles         2187                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles      1807007                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles         6237                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts       263406                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts        72730                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts        27301                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts         4129                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents         2079                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts          135                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit       182173                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount       182034                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst       132911                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst       233432                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.094131                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.569378                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads         4269                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads        43492                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores        14573                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    63.720672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev   208.014461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9        25075     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19          129      0.44%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59         1917      6.56%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69           43      0.15%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::70-79            3      0.01%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89           10      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99           10      0.03%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249            1      0.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::290-299           10      0.03%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows         2038      6.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value          886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses        45843                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses        16938                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses           98                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses        29507                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           92                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles         2187                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles        25399                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles      1842011                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles        36003                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles        25427                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts       280085                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents        20620                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents          606                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.renamedOperands       373406                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups       852489                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups       400519                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps       226259                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts        45598                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads         2171063                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes         547448                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles         1931349                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.cpi             26.983193                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores9.core.ipc              0.037060                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded         251509                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued        186846                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued           13                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined       155324                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined       286975                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples      1928659                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.096879                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     0.560226                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0      1856644     96.27%     96.27% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1        21249      1.10%     97.37% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2        14806      0.77%     98.14% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3        16731      0.87%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4        12663      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5         4337      0.22%     99.88% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6         2165      0.11%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7           47      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total      1928659                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu           41      0.50%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::Matrix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixMov            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixOP            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead         4106     49.78%     50.27% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite         4102     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass         4400      2.35%      2.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu       115447     61.79%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu            4      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::Matrix            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead        47972     25.67%     89.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite        19013     10.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total       186846                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.096744                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy               8249                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.044149                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads      2310581                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites       421252                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses       182288                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads           32                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites           25                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses           16                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses       190679                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses           16                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numSquashedInsts         4222                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.timesIdled             89                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles           2690                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles       887988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.MemDepUnit__0.insertedLoads        72779                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores        27326                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads        53414                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores        20584                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups        21663                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.condPredicted         8884                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condIncorrect          203                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.BTBLookups        15036                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBUpdates          192                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.BTBHits        14716                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.978718                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.RASUsed         6326                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores9.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores9.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.commit.commitSquashedInsts       155100                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts          255                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples      1907471                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.056921                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     0.457466                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0      1863133     97.68%     97.68% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1        16726      0.88%     98.55% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2        12512      0.66%     99.21% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3         6521      0.34%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4         2211      0.12%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5         4121      0.22%     99.88% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6           70      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7           23      0.00%     99.89% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8         2154      0.11%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total      1907471                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples         2154                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores9.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.commitStats0.cpi    26.983193                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores9.core.commitStats0.ipc     0.037060                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores9.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores9.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores9.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores9.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores9.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores9.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores9.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores9.core.decode.idleCycles        22037                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles      1859767                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles        36236                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles         8301                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles         2318                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved        12746                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts       297211                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts          592                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.executeStats0.numInsts       182624                       # Number of executed instructions (Count)
board.processor.cores9.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores9.core.executeStats0.numBranches        10926                       # Number of branches executed (Count)
board.processor.cores9.core.executeStats0.numLoadInsts        45902                       # Number of load instructions executed (Count)
board.processor.cores9.core.executeStats0.numStoreInsts        16961                       # Number of stores executed (Count)
board.processor.cores9.core.executeStats0.instRate     0.094558                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.executeStats0.numCCRegReads        22880                       # Number of times the CC registers were read (Count)
board.processor.cores9.core.executeStats0.numCCRegWrites        38239                       # Number of times the CC registers were written (Count)
board.processor.cores9.core.executeStats0.numFpRegReads           20                       # Number of times the floating registers were read (Count)
board.processor.cores9.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores9.core.executeStats0.numIntRegReads       238394                       # Number of times the integer registers were read (Count)
board.processor.cores9.core.executeStats0.numIntRegWrites       141640                       # Number of times the integer registers were written (Count)
board.processor.cores9.core.executeStats0.numMemRefs        62863                       # Number of memory refs (Count)
board.processor.cores9.core.executeStats0.numMiscRegReads        86794                       # Number of times the Misc registers were read (Count)
board.processor.cores9.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores9.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores9.core.fetch.predictedBranches        21042                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles      1889182                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles         4864                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.miscStallCycles          170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles         1101                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.cacheLines        29508                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples      1928659                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     0.188971                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     1.135882                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0      1863613     96.63%     96.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1        12363      0.64%     97.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2         2081      0.11%     97.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3         6231      0.32%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4           76      0.00%     97.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5         2203      0.11%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6         6265      0.32%     98.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7         6283      0.33%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8        29544      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total      1928659                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetchStats0.numInsts       248722                       # Number of instructions fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.fetchRate     0.128781                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.fetchStats0.numBranches        21663                       # Number of branches fetched (Count)
board.processor.cores9.core.fetchStats0.branchRate     0.011217                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetchStats0.icacheStallCycles        35774                       # ICache total stall cycles (Cycle)
board.processor.cores9.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles         2318                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles      1803337                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles         6239                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts       263899                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts        72779                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts        27326                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents         2080                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents           55                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect          256                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts          264                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit       182572                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount       182304                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst       133104                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst       233677                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.094392                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.569607                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores9.core.lsq0.forwLoads         4271                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads        43541                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores        14598                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    63.613380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev   207.850805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9        25068     85.74%     85.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19          129      0.44%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29            2      0.01%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49            2      0.01%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59         1915      6.55%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69           49      0.17%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::70-79            1      0.00%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89            9      0.03%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99            9      0.03%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109            1      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129            2      0.01%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209            1      0.00%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219           12      0.04%     93.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::250-259            1      0.00%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289            1      0.00%     93.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::290-299           10      0.03%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::overflows         2025      6.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value          886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses        45890                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses        16961                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses          104                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses        29681                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses          223                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON    949807242                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles         2318                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles        26281                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles      1838402                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles        36182                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles        25476                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts       280594                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents        20623                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents           94                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents          648                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.renamedOperands       374043                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups       853741                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups       400925                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups           20                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps       226896                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts        45639                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads         2168888                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes         548539                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
