============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  12:09:30 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      32                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_31_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                    2  2.3     0     0      15    (-,-) 
  g73/Y          -       C2->Y F     OAI222xp33_ASAP7_75t_SL      1  0.9    22    12      27    (-,-) 
  g9523__5107/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    18    12      39    (-,-) 
  g9520__2398/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL        1  1.0    15     9      47    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      47    (-,-) 
#-----------------------------------------------------------------------------------------------------

