// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 14;
    localparam REGBLOCK_SIZE = 'h3008;

    typedef struct {
        logic [7:0] value;
    } regblock__my_reg_a_217c582f__a_reset_42__out_t;

    typedef struct {
        logic value;
    } regblock__my_reg_a_217c582f__b__out_t;

    typedef struct {
        logic value;
    } regblock__my_reg_a_217c582f__c__out_t;

    typedef struct {
        regblock__my_reg_a_217c582f__a_reset_42__out_t a;
        regblock__my_reg_a_217c582f__b__out_t b;
        regblock__my_reg_a_217c582f__c__out_t c;
    } regblock__my_reg_a_217c582f__out_t;

    typedef struct {
        logic [7:0] value;
    } regblock__my_reg__a__out_t;

    typedef struct {
        logic value;
    } regblock__my_reg__b__out_t;

    typedef struct {
        logic value;
    } regblock__my_reg__c__out_t;

    typedef struct {
        regblock__my_reg__a__out_t a;
        regblock__my_reg__b__out_t b;
        regblock__my_reg__c__out_t c;
    } regblock__my_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } regblock__my_reg_a_7f59850b__a_reset_11__out_t;

    typedef struct {
        logic value;
    } regblock__my_reg_a_7f59850b__b__out_t;

    typedef struct {
        logic value;
    } regblock__my_reg_a_7f59850b__c__out_t;

    typedef struct {
        regblock__my_reg_a_7f59850b__a_reset_11__out_t a;
        regblock__my_reg_a_7f59850b__b__out_t b;
        regblock__my_reg_a_7f59850b__c__out_t c;
    } regblock__my_reg_a_7f59850b__out_t;

    typedef struct {
        logic [3:0] value;
    } regblock__subreg__x__out_t;

    typedef struct {
        regblock__subreg__x__out_t x;
    } regblock__subreg__out_t;

    typedef struct {
        regblock__subreg__out_t r1;
        regblock__subreg__out_t r2[2];
        regblock__subreg__out_t r3;
    } regblock__subrf__sub__out_t;

    typedef struct {
        regblock__subreg__out_t r1[4];
        regblock__subrf__sub__out_t sub[2];
        regblock__subreg__out_t r2[4];
    } regblock__subrf__out_t;

    typedef struct {
        logic [7:0] value;
    } regblock__rw_reg__f1__out_t;

    typedef struct {
        logic [10:0] value;
    } regblock__rw_reg__f2__out_t;

    typedef struct {
        regblock__rw_reg__f1__out_t f1;
        regblock__rw_reg__f2__out_t f2;
    } regblock__rw_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } regblock__rw_reg_lsb0__f1__out_t;

    typedef struct {
        logic [10:0] value;
    } regblock__rw_reg_lsb0__f2__out_t;

    typedef struct {
        regblock__rw_reg_lsb0__f1__out_t f1;
        regblock__rw_reg_lsb0__f2__out_t f2;
    } regblock__rw_reg_lsb0__out_t;

    typedef struct {
        regblock__my_reg_a_217c582f__out_t r0;
        regblock__my_reg__out_t r1[2][3][4];
        regblock__my_reg_a_7f59850b__out_t r2;
        regblock__subrf__out_t sub2[2];
        regblock__subreg__out_t r3;
        regblock__rw_reg__out_t rw_reg;
        regblock__rw_reg_lsb0__out_t rw_reg_lsb0;
    } regblock__out_t;
endpackage
