
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.107367                       # Number of seconds simulated
sim_ticks                                107367488000                       # Number of ticks simulated
final_tick                               534567928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61942                       # Simulator instruction rate (inst/s)
host_op_rate                                   103837                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66505035                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209004                       # Number of bytes of host memory used
host_seconds                                  1614.43                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             81088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               110912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29824                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                466                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1267                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1733                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               277775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               755238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1033013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          277775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             277775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              277775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              755238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1033013                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1267.802561                       # Cycle average of tags in use
system.l2.total_refs                           350725                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1416                       # Sample count of references to valid blocks.
system.l2.avg_refs                         247.687147                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           361.477497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             408.827319                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             497.497745                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.099811                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.121459                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.309522                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 7165                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               216735                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  223900                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           230570                       # number of Writeback hits
system.l2.Writeback_hits::total                230570                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186632                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  7165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                403367                       # number of demand (read+write) hits
system.l2.demand_hits::total                   410532                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7165                       # number of overall hits
system.l2.overall_hits::cpu.data               403367                       # number of overall hits
system.l2.overall_hits::total                  410532                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                466                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                607                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1073                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 660                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1267                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                466                       # number of overall misses
system.l2.overall_misses::cpu.data               1267                       # number of overall misses
system.l2.overall_misses::total                  1733                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24762000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     32614500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57376500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34611500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      67226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         91988000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24762000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     67226000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        91988000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           217342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              224973                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       230570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            230570                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187292                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7631                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            404634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               412265                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7631                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           404634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              412265                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.061067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004769                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003524                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061067                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003131                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004204                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061067                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003131                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004204                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53137.339056                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53730.642504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53472.972973                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52441.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52441.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53137.339056                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53059.194949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53080.207732                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53137.339056                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53059.194949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53080.207732                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           466                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1073                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            660                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19075000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     25202500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44277500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26622500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19075000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     51825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70900000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19075000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     51825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70900000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.061067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004769                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003524                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004204                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40933.476395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41519.769357                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41265.144455                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40337.121212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40337.121212                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40933.476395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40903.709550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40911.713791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40933.476395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40903.709550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40911.713791                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13306654                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13306654                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1103881                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7754106                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7217720                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.082555                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        214734976                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16228162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      105124904                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13306654                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7217720                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50391790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2217201                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              146542648                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15291083                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 72390                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          214274136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.820469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.555287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                164994233     77.00%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2810655      1.31%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3206363      1.50%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6469713      3.02%     82.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36793172     17.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            214274136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061968                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.489557                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 43696627                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             120680158                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30935811                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17850003                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1111536                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              174148273                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1111536                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 53771486                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                69559445                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30394780                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              59436888                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              171512652                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               49032823                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                194862                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           204118269                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             420539198                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        258952666                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         161586532                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4302505                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  98280725                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28741484                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7340704                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            246607                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5860                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  168738367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12957                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 168465840                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             76452                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          963906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1969557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     214274136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.786216                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.874034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            97669049     45.58%     45.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            76285869     35.60%     81.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            29213569     13.63%     94.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10669763      4.98%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              435886      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       214274136                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6471868    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143512      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97312025     57.76%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            34974491     20.76%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28695136     17.03%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7340676      4.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              168465840                       # Type of FU issued
system.cpu.iq.rate                           0.784529                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6471868                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038417                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          441164357                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114119380                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    113049469                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           116589778                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           55596003                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54716212                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113301599                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                61492597                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1392441                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       343853                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       110833                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1111536                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5549972                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4102010                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           168751324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2168252                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28741484                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7340704                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3718269                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5045                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            153                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1011342                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        92545                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1103887                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167805105                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28444043                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            660734                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35679853                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626861                       # Number of branches executed
system.cpu.iew.exec_stores                    7235810                       # Number of stores executed
system.cpu.iew.exec_rate                     0.781452                       # Inst execution rate
system.cpu.iew.wb_sent                      167767272                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167765681                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  67043240                       # num instructions producing a value
system.cpu.iew.wb_consumers                  84477712                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.781269                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.793620                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1115556                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1103881                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    213162600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.786427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.986074                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    108457446     50.88%     50.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61706126     28.95%     79.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25934145     12.17%     91.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14197090      6.66%     98.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2867793      1.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    213162600                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2867793                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    379047221                       # The number of ROB reads
system.cpu.rob.rob_writes                   338616369                       # The number of ROB writes
system.cpu.timesIdled                           72443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          460840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.147350                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.147350                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.465690                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.465690                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250923315                       # number of integer regfile reads
system.cpu.int_regfile_writes               150779142                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92838517                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49166848                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66956904                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   7238                       # number of replacements
system.cpu.icache.tagsinuse                352.505491                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15283421                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7631                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2002.807103                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     352.505491                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.688487                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.688487                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15283421                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15283421                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15283421                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15283421                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15283421                       # number of overall hits
system.cpu.icache.overall_hits::total        15283421                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7662                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7662                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7662                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7662                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7662                       # number of overall misses
system.cpu.icache.overall_misses::total          7662                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    120324500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120324500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    120324500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120324500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    120324500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120324500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15291083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15291083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15291083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15291083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15291083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15291083                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000501                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000501                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000501                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000501                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000501                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000501                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15704.058992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15704.058992                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15704.058992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15704.058992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15704.058992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15704.058992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7631                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7631                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    104049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104049500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    104049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104049500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    104049500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104049500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000499                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000499                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000499                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13635.106801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13635.106801                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13635.106801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13635.106801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13635.106801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13635.106801                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 404122                       # number of replacements
system.cpu.dcache.tagsinuse                511.680155                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33779057                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 404634                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  83.480521                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           430348664000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.680155                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999375                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999375                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26736480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26736480                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042577                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33779057                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33779057                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33779057                       # number of overall hits
system.cpu.dcache.overall_hits::total        33779057                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       313306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        313306                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187294                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       500600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         500600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       500600                       # number of overall misses
system.cpu.dcache.overall_misses::total        500600                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3989221500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3989221500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2463233484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2463233484                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6452454984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6452454984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6452454984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6452454984                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27049786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27049786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34279657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34279657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34279657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34279657                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011583                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025906                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014603                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12732.668701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12732.668701                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13151.694576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13151.694576                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12889.442637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12889.442637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12889.442637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12889.442637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37142                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3056                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.153796                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       230570                       # number of writebacks
system.cpu.dcache.writebacks::total            230570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        95964                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        95964                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        95966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        95966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95966                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       217342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187292                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       404634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       404634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       404634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       404634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2423714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2423714000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2088598984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2088598984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4512312984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4512312984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4512312984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4512312984                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011804                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11151.613586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11151.613586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11151.565385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11151.565385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11151.591275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11151.591275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11151.591275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11151.591275                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
