// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue_48(
  input         clock,
                reset,
                io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [2:0]  io_enq_bits_tl_a_opcode,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_tl_a_param,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [3:0]  io_enq_bits_tl_a_size,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [2:0]  io_enq_bits_tl_a_source,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [31:0] io_enq_bits_tl_a_address,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [7:0]  io_enq_bits_tl_a_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [63:0] io_enq_bits_tl_a_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_tl_a_corrupt,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [32:0] io_enq_bits_vaddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_debug,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_cease,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_wfi,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [31:0] io_enq_bits_status_isa,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [1:0]  io_enq_bits_status_dprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_dv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [1:0]  io_enq_bits_status_prv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_v,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_sd,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [22:0] io_enq_bits_status_zero2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_mpv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_gva,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_mbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_sbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [1:0]  io_enq_bits_status_sxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_uxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_sd_rv32,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [7:0]  io_enq_bits_status_zero1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_tsr,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_tw,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_tvm,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_mxr,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_sum,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_mprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [1:0]  io_enq_bits_status_xs,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_fs,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_mpp,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_vs,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input         io_enq_bits_status_spp,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_mpie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_ube,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_spie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_upie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_mie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_hie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_sie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_enq_bits_status_uie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [2:0]  io_deq_bits_tl_a_opcode,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_tl_a_param,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [3:0]  io_deq_bits_tl_a_size,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [2:0]  io_deq_bits_tl_a_source,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [31:0] io_deq_bits_tl_a_address,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [7:0]  io_deq_bits_tl_a_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [63:0] io_deq_bits_tl_a_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_tl_a_corrupt,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [32:0] io_deq_bits_vaddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_debug,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_cease,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_wfi,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [31:0] io_deq_bits_status_isa,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [1:0]  io_deq_bits_status_dprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_dv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [1:0]  io_deq_bits_status_prv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_v,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_sd,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [22:0] io_deq_bits_status_zero2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_mpv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_gva,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_mbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_sbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [1:0]  io_deq_bits_status_sxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_uxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_sd_rv32,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [7:0]  io_deq_bits_status_zero1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_tsr,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_tw,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_tvm,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_mxr,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_sum,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_mprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [1:0]  io_deq_bits_status_xs,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_fs,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_mpp,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_vs,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output        io_deq_bits_status_spp,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_mpie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_ube,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_spie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_upie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_mie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_hie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_sie,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                io_deq_bits_status_uie	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
);

  reg  [255:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  reg          full;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :304:19]
  always @(posedge clock) begin
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      ram <= {io_enq_bits_status_uie, io_enq_bits_status_sie, io_enq_bits_status_hie, io_enq_bits_status_mie, io_enq_bits_status_upie, io_enq_bits_status_spie, io_enq_bits_status_ube, io_enq_bits_status_mpie, io_enq_bits_status_spp, io_enq_bits_status_vs, io_enq_bits_status_mpp, io_enq_bits_status_fs, io_enq_bits_status_xs, io_enq_bits_status_mprv, io_enq_bits_status_sum, io_enq_bits_status_mxr, io_enq_bits_status_tvm, io_enq_bits_status_tw, io_enq_bits_status_tsr, io_enq_bits_status_zero1, io_enq_bits_status_sd_rv32, io_enq_bits_status_uxl, io_enq_bits_status_sxl, io_enq_bits_status_sbe, io_enq_bits_status_mbe, io_enq_bits_status_gva, io_enq_bits_status_mpv, io_enq_bits_status_zero2, io_enq_bits_status_sd, io_enq_bits_status_v, io_enq_bits_status_prv, io_enq_bits_status_dv, io_enq_bits_status_dprv, io_enq_bits_status_isa, io_enq_bits_status_wfi, io_enq_bits_status_cease, io_enq_bits_status_debug, io_enq_bits_vaddr, io_enq_bits_tl_a_corrupt, io_enq_bits_tl_a_data, io_enq_bits_tl_a_mask, io_enq_bits_tl_a_address, io_enq_bits_tl_a_source, io_enq_bits_tl_a_size, io_enq_bits_tl_a_param, io_enq_bits_tl_a_opcode};	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
    if (reset)
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        ram = {_RANDOM[4'h0][31:1], _RANDOM[4'h1], _RANDOM[4'h2], _RANDOM[4'h3], _RANDOM[4'h4], _RANDOM[4'h5], _RANDOM[4'h6], _RANDOM[4'h7], _RANDOM[4'h8][0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
        full = _RANDOM[4'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27]
  assign io_deq_bits_tl_a_opcode = ram[2:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_param = ram[5:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_size = ram[9:6];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_source = ram[12:10];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_address = ram[44:13];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_mask = ram[52:45];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_data = ram[116:53];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_tl_a_corrupt = ram[117];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_vaddr = ram[150:118];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_debug = ram[151];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_cease = ram[152];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_wfi = ram[153];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_isa = ram[185:154];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_dprv = ram[187:186];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_dv = ram[188];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_prv = ram[190:189];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_v = ram[191];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_sd = ram[192];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_zero2 = ram[215:193];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mpv = ram[216];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_gva = ram[217];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mbe = ram[218];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_sbe = ram[219];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_sxl = ram[221:220];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_uxl = ram[223:222];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_sd_rv32 = ram[224];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_zero1 = ram[232:225];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_tsr = ram[233];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_tw = ram[234];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_tvm = ram[235];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mxr = ram[236];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_sum = ram[237];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mprv = ram[238];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_xs = ram[240:239];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_fs = ram[242:241];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mpp = ram[244:243];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_vs = ram[246:245];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_spp = ram[247];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mpie = ram[248];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_ube = ram[249];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_spie = ram[250];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_upie = ram[251];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_mie = ram[252];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_hie = ram[253];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_sie = ram[254];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_status_uie = ram[255];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
endmodule

