$date
	Wed May  4 17:20:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ring_counter_tb $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # init $end
$scope module my_counter $end
$var wire 1 " clk $end
$var wire 1 # init $end
$var reg 8 $ count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5
b10000000 !
b10000000 $
1"
#10
0"
0#
#15
b1000000 !
b1000000 $
1"
#20
0"
#25
b100000 !
b100000 $
1"
#30
0"
#35
b10000 !
b10000 $
1"
#40
0"
#45
b1000 !
b1000 $
1"
#50
0"
#55
b100 !
b100 $
1"
#60
0"
#65
b10 !
b10 $
1"
#70
0"
#75
b1 !
b1 $
1"
#80
0"
#85
b10000000 !
b10000000 $
1"
#90
0"
