// Seed: 1402451413
module module_0 ();
  wire id_1;
  assign module_3.id_3 = 0;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5
);
  id_7(
      1, 1'b0, id_4
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output logic id_0,
    output logic id_1
);
  always @(id_3 or posedge 1);
  always_latch @(negedge id_1++
  )
  begin : LABEL_0
    id_1 <= id_3;
    id_0 <= 1;
  end
  assign id_1 = id_3;
  wire id_4 = id_4;
  module_0 modCall_1 ();
endmodule
