// Seed: 3786041957
module module_0 (
    input tri id_0,
    output wire id_1,
    output tri1 id_2,
    input tri1 id_3
    , id_17,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7
    , id_18,
    input uwire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input tri0 id_15
);
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input supply1 id_5
);
  assign id_4 = 1'b0 == 1'b0;
  module_0(
      id_2, id_4, id_1, id_3, id_0, id_3, id_3, id_4, id_2, id_1, id_5, id_0, id_2, id_1, id_3, id_0
  );
endmodule
