/**
 * @file    Ra8876_Registrs.h
 * @author  RAiO Application Team .
 * @license BSD license, all text above and below must be included in any redistribution
 * 
 * 
 * @section HISTORY
 * 
 * Date 29-12-2015  v1.0 - First release<br>
 * Date 29-07-2017  Modify by John Leung @ TechToys for CEA861-D monitors compatible<br>
 */
 
#ifndef _RA8876_REGISTERS_H
#define _RA8876_REGISTERS_H

/**
 * @note RA8876,887 Status Register (STSR), read only
*/
#define RA8876_STSR_WR_FIFO_FULL    (1<<7)  //Memory write FIFO is full
#define RA8876_STSR_WR_FIFO_EMPTY   (1<<6)  //Memory write FIFO is empty
#define RA8876_STSR_RD_FIFO_FULL    (1<<5)  //Memory read FIFO is full
#define RA8876_STSR_RD_FIFO_EMPTY   (1<<4)  //Memory read FIFO is empty
#define RA8876_STSR_CORE_BUSY       (1<<3)  //Core task is busy
#define RA8876_STSR_SDRAM_READY     (1<<2)  //SDRAM is ready for access
#define RA8876_STSR_OP_MODE_INHIBIT (1<<1)  //Operation inhibit
#define RA8876_STSR_IRQ_ACTIVED     (1<<0)  //interrupt active

/*RA8876,8877 register & bit*/
#define RA8876_SRR  0x00
#define RA8876_SOFTWARE_RESET  0xD7

#define RA8876_CCR  0x01
#define RA8876_PLL_DISABLE  0  
#define RA8876_PLL_ENABLE   1
#define RA8876_WAIT_NO_MASK  0
#define RA8876_WAIT_MASK  1  
#define RA8876_KEY_SCAN_DISABLE  0
#define RA8876_KEY_SCAN_ENABLE  1
#define RA8876_TFT_OUTPUT24  0
#define RA8876_TFT_OUTPUT18  1
#define RA8876_TFT_OUTPUT16  3
#define RA8876_I2C_MASTER_DISABLE  0
#define RA8876_I2C_MASTER_ENABLE  1
#define RA8876_SERIAL_IF_DISABLE  0
#define RA8876_SERIAL_IF_ENABLE  1
#define RA8876_HOST_DATA_BUS_8BIT  0
#define RA8876_HOST_DATA_BUS_SERIAL  0
#define RA8876_HOST_DATA_BUS_16BIT  1

#define RA8876_MACR  0x02
#define RA8876_DIRECT_WRITE  0  // (for all 8 bits MPU I/F, 16 bits MPU I/F with 8bpp data mode 1 & 2, 16 bits MPU I/F with 16/24-bpp data mode 1 & serial host interface)
#define RA8876_MASK_HIGH_BYTE  2  // (ex. 16 bit MPU I/F with 8-bpp data mode 1)
#define RA8876_MASK_HIGH_BYTE_EVEN_DATA 3  //(ex. 16 bit MPU I/F with 24-bpp data mode 2)
#define RA8876_READ_MEMORY_LRTB  0
#define RA8876_READ_MEMORY_RLTB  1
#define RA8876_READ_MEMORY_TBLR  2
#define RA8876_READ_MEMORY_BTLR  3
#define RA8876_WRITE_MEMORY_LRTB  0
#define RA8876_WRITE_MEMORY_RLTB  1
#define RA8876_WRITE_MEMORY_TBLR  2
#define RA8876_WRITE_MEMORY_BTLR  3

#define RA8876_ICR  0x03
#define RA8876_OUTPUT_INT_LEVEL_LOW  0
#define RA8876_OUTPUT_INT_LEVEL_HIGH  1
#define RA8876_EXT_INT_WITHOUT_DEBOUNCE  0
#define RA8876_EXT_INT_WITH_DEBOUNCE  1
#define RA8876_EXT_INT_LOW_LEVEL_TRIGGER  0
#define RA8876_EXT_INT_FALLING_EDGE_TRIGGER  1
#define RA8876_EXT_INT_HIGH_LEVEL_TRIGGER  2
#define RA8876_EXT_INT_RISING_EDGE_TRIGGER  3
#define RA8876_GRAPHIC_MODE  0
#define RA8876_TEXT_MODE  1
#define RA8876_MEMORY_SELECT_IMAGE  0
#define RA8876_MEMORY_SELECT_GAMMA  1
#define RA8876_MEMORY_SELECT_CURSOR_RAM  2
#define RA8876_MEMORY_SELECT_PALETTE_RAM  3

#define RA8876_MRWDP  0x04

#define RA8876_PPLLC1  0x05
#define RA8876_PPLLC2  0x06
#define RA8876_MPLLC1  0x07
#define RA8876_MPLLC2  0x08
#define RA8876_SPLLC1  0x09
#define RA8876_SPLLC2  0x0A

#define RA8876_INTEN  0x0B
#define RA8876_WAKEUP_IRQ_ENABLE		(1<<7)
#define RA8876_XPS0_IRQ_ENABLE			(1<<6)
#define RA8876_IIC_IRQ_ENABLE			(1<<5)
#define RA8876_VSYNC_IRQ_ENABLE			(1<<4)
#define RA8876_KEYSCAN_IRQ_ENABLE		(1<<3)
#define RA8876_CORETASK_IRQ_ENABLE		(1<<2)
#define RA8876_PWM1_IRQ_ENABLE			(1<<1)
#define RA8876_PWM0_IRQ_ENABLE			(1<<0)

#define RA8876_INTF   0x0C
#define RA8876_WAKEUP_EVENT 			(1<<7)
#define RA8876_XPS0_EVENT				(1<<6)
#define RA8876_IIC_EVENT				(1<<5)
#define RA8876_VSYNC_EVENT				(1<<4)
#define RA8876_KEYSCAN_EVENT			(1<<3)
#define RA8876_CORETASK_EVENT			(1<<2)
#define RA8876_PWM1_EVENT				(1<<1)
#define RA8876_PWM0_EVENT				(1<<0)


#define RA8876_MINTFR 0x0D


#define RA8876_PUENR  0x0E
#define RA8876_PSFSR  0x0F

#define RA8876_MPWCTR  0x10
#define RA8876_PIP1_WINDOW_DISABLE 0
#define RA8876_PIP1_WINDOW_ENABLE  1
#define RA8876_PIP2_WINDOW_DISABLE 0
#define RA8876_PIP2_WINDOW_ENABLE  1
#define RA8876_SELECT_CONFIG_PIP1  0
#define RA8876_SELECT_CONFIG_PIP2  1
#define RA8876_IMAGE_COLOR_DEPTH_8BPP  0
#define RA8876_IMAGE_COLOR_DEPTH_16BPP 1
#define RA8876_IMAGE_COLOR_DEPTH_24BPP 2
#define RA8876_PANEL_SYNC_MODE 0
#define RA8876_PANEL_DE_MODE 1

#define RA8876_PIPCDEP  0x11
#define RA8876_PIP1_COLOR_DEPTH_8BPP  0
#define RA8876_PIP1_COLOR_DEPTH_16BPP 1
#define RA8876_PIP1_COLOR_DEPTH_24BPP 2
#define RA8876_PIP2_COLOR_DEPTH_8BPP  0
#define RA8876_PIP2_COLOR_DEPTH_16BPP  1
#define RA8876_PIP2_COLOR_DEPTH_24BPP  2

#define RA8876_DPCR  0x12
#define RA8876_PCLK_NO_INVERSION  0
#define RA8876_PCLK_INVERSION  1
#define RA8876_DISPLAY_OFF  0
#define RA8876_DISPLAY_ON  1
#define RA8876_COLOR_BAR_DISABLE  0
#define RA8876_COLOR_BAR_ENABLE  1
#define RA8876_VDIR_TB  0
#define RA8876_VDIR_BT  1
#define RA8876_OUTPUT_RGB  0
#define RA8876_OUTPUT_RBG  1
#define RA8876_OUTPUT_GRB  2
#define RA8876_OUTPUT_GBR  3
#define RA8876_OUTPUT_BRG  4
#define RA8876_OUTPUT_BGR  5
#define RA8876_OUTPUT_GRAY  6
#define RA8876_OUTPUT_IDLE  7

#define RA8876_PCSR  0x13
#define RA8876_XHSYNC_LOW_ACTIVE  0
#define RA8876_XHSYNC_HIGH_ACTIVE  1
#define RA8876_XVSYNC_LOW_ACTIVE  0
#define RA8876_XVSYNC_HIGH_ACTIVE  1
#define RA8876_XDE_HIGH_ACTIVE  0
#define RA8876_XDE_LOW_ACTIVE  1
#define RA8876_XDE_IDLE_LOW  0
#define RA8876_XDE_IDLE_HIGH  1
#define RA8876_XPCLK_IDLE_LOW  0
#define RA8876_XPCLK_IDLE_HIGH  1
#define RA8876_XPDAT_IDLE_LOW  0
#define RA8876_XPDAT_IDLE_HIGH  1
#define RA8876_XHSYNC_IDLE_LOW  0
#define RA8876_XHSYNC_IDLE_HIGH  1
#define RA8876_XVSYNC_IDLE_LOW  0
#define RA8876_XVSYNC_IDLE_HIGH  1

#define RA8876_HDWR    0x14
#define RA8876_HDWFTR  0x15
#define RA8876_HNDR    0x16
#define RA8876_HNDFTR  0x17
#define RA8876_HSTR    0x18
#define RA8876_HPWR    0x19

#define RA8876_VDHR0  0x1A
#define RA8876_VDHR1  0x1B
#define RA8876_VNDR0  0x1C
#define RA8876_VNDR1  0x1D
#define RA8876_VSTR   0x1E
#define RA8876_VPWR   0x1F

#define RA8876_MISA0   0x20
#define RA8876_MISA1   0x21
#define RA8876_MISA2   0x22
#define RA8876_MISA3   0x23

#define RA8876_MIW0    0x24
#define RA8876_MIW1    0x25
#define RA8876_MWULX0  0x26
#define RA8876_MWULX1  0x27
#define RA8876_MWULY0  0x28
#define RA8876_MWULY1  0x29

#define RA8876_PWDULX0  0x2A
#define RA8876_PWDULX1  0x2B
#define RA8876_PWDULY0  0x2C
#define RA8876_PWDULY1  0x2D
#define RA8876_PISA0    0x2E
#define RA8876_PISA1    0x2F
#define RA8876_PISA2    0x30
#define RA8876_PISA3    0x31
#define RA8876_PIW0     0x32
#define RA8876_PIW1     0x33
#define RA8876_PWIULX0  0x34
#define RA8876_PWIULX1  0x35
#define RA8876_PWIULY0  0x36
#define RA8876_PWIULY1  0x37
#define RA8876_PWW0     0x38
#define RA8876_PWW1     0x39
#define RA8876_PWH0     0x3A
#define RA8876_PWH1     0x3B

#define RA8876_GTCCR    0x3C
#define RA8876_BTCR     0x3D
#define RA8876_CURHS    0x3E
#define RA8876_CURVS    0x3F

#define RA8876_GCHP0    0x40
#define RA8876_GCHP1    0x41
#define RA8876_GCVP0    0x42
#define RA8876_GCVP1    0x43
#define RA8876_GCC0     0x44
#define RA8876_GCC1     0x45

#define RA8876_CVSSA0   0x50
#define RA8876_CVSSA1   0x51
#define RA8876_CVSSA2   0x52
#define RA8876_CVSSA3   0x53
#define RA8876_CVS_IMWTH0  0x54
#define RA8876_CVS_IMWTH1  0x55

#define RA8876_AWUL_X0  0x56
#define RA8876_AWUL_X1  0x57
#define RA8876_AWUL_Y0  0x58
#define RA8876_AWUL_Y1  0x59
#define RA8876_AW_WTH0  0x5A
#define RA8876_AW_WTH1  0x5B
#define RA8876_AW_HT0   0x5C
#define RA8876_AW_HT1   0x5D

#define RA8876_AW_COLOR  0x5E     //Color depth of Canvas & Active Window
#define RA8876_CANVAS_BLOCK_MODE  0
#define RA8876_CANVAS_LINEAR_MODE  1
#define RA8876_CANVAS_COLOR_DEPTH_8BPP  0
#define RA8876_CANVAS_COLOR_DEPTH_16BPP  1
#define RA8876_CANVAS_COLOR_DEPTH_24BPP  2

#define RA8876_CURH0  0x5F
#define RA8876_CURH1  0x60
#define RA8876_CURV0  0x61
#define RA8876_CURV1  0x62

#define RA8876_F_CURX0  0x63
#define RA8876_F_CURX1  0x64
#define RA8876_F_CURY0  0x65
#define RA8876_F_CURY1  0x66

#define RA8876_DCR0  0x67
#define RA8876_DRAW_LINE  0x80
#define RA8876_DRAW_TRIANGLE  0x82 
#define RA8876_DRAW_TRIANGLE_FILL  0xA2 

#define RA8876_DLHSR0  0x68
#define RA8876_DLHSR1  0x69
#define RA8876_DLVSR0  0x6A
#define RA8876_DLVSR1  0x6B
#define RA8876_DLHER0  0x6C
#define RA8876_DLHER1  0x6D
#define RA8876_DLVER0  0x6E
#define RA8876_DLVER1  0x6F
#define RA8876_DTPH0   0x70
#define RA8876_DTPH1   0x71
#define RA8876_DTPV0   0x72
#define RA8876_DTPV1   0x73

#define RA8876_DCR1   0x76
#define RA8876_DRAW_CIRCLE   0x80
#define RA8876_DRAW_CIRCLE_FILL  0xC0
#define RA8876_DRAW_ELLIPSE 0x80
#define RA8876_DRAW_ELLIPSE_FILL  0xC0
#define RA8876_DRAW_BOTTOM_LEFT_CURVE  0x90
#define RA8876_DRAW_BOTTOM_LEFT_CURVE_FILL  0xD0
#define RA8876_DRAW_UPPER_LEFT_CURVE  0x91
#define RA8876_DRAW_UPPER_LEFT_CURVE_FILL  0xD1
#define RA8876_DRAW_UPPER_RIGHT_CURVE  0x92
#define RA8876_DRAW_UPPER_RIGHT_CURVE_FILL  0xD2
#define RA8876_DRAW_BOTTOM_RIGHT_CURVE  0x93
#define RA8876_DRAW_BOTTOM_RIGHT_CURVE_FILL  0xD3
#define RA8876_DRAW_SQUARE  0xA0
#define RA8876_DRAW_SQUARE_FILL  0xE0
#define RA8876_DRAW_CIRCLE_SQUARE  0xB0
#define RA8876_DRAW_CIRCLE_SQUARE_FILL  0xF0

#define RA8876_ELL_A0  0x77
#define RA8876_ELL_A1  0x78
#define RA8876_ELL_B0  0x79
#define RA8876_ELL_B1  0x7A
#define RA8876_DEHR0   0x7B
#define RA8876_DEHR1   0x7C
#define RA8876_DEVR0   0x7D
#define RA8876_DEVR1   0x7E

#define RA8876_FGCR   0xD2
#define RA8876_FGCG   0xD3
#define RA8876_FGCB   0xD4

#define RA8876_PSCLR   0x84
#define RA8876_PRESCALER  0x03
#define RA8876_PMUXR  0x85
#define RA8876_PWM_TIMER_DIV1   0
#define RA8876_PWM_TIMER_DIV2   1
#define RA8876_PWM_TIMER_DIV4   2
#define RA8876_PWM_TIMER_DIV8   3
#define RA8876_XPWM1_OUTPUT_ERROR_FLAG   0
#define RA8876_XPWM1_OUTPUT_PWM_TIMER1   2
#define RA8876_XPWM1_OUTPUT_OSC_CLK   3
#define RA8876_XPWM0_GPIO_C7   0
#define RA8876_XPWM0_OUTPUT_PWM_TIMER0   2
#define RA8876_XPWM0_OUTPUT_CORE_CLK   3

#define RA8876_PCFGR   0x86
#define RA8876_PWM_TIMER1_INVERTER_OFF  0
#define RA8876_PWM_TIMER1_INVERTER_ON   1
#define RA8876_PWM_TIMER1_ONE_SHOT   0
#define RA8876_PWM_TIMER1_AUTO_RELOAD   1
#define RA8876_PWM_TIMER1_STOP  0
#define RA8876_PWM_TIMER1_START  1
#define RA8876_PWM_TIMER0_DEAD_ZONE_DISABLE   0
#define RA8876_PWM_TIMER0_DEAD_ZONE_ENABLE   1
#define RA8876_PWM_TIMER0_INVERTER_OFF   0
#define RA8876_PWM_TIMER0_INVERTER_ON   1
#define RA8876_PWM_TIMER0_ONE_SHOT   0
#define RA8876_PWM_TIMER0_AUTO_RELOAD   1
#define RA8876_PWM_TIMER0_STOP  0
#define RA8876_PWM_TIMER0_START  1

#define RA8876_DZ_LENGTH   0x87
#define RA8876_TCMPB0L     0x88
#define RA8876_TCMPB0H     0x89
#define RA8876_TCNTB0L     0x8A
#define RA8876_TCNTB0H     0x8B
#define RA8876_TCMPB1L     0x8C
#define RA8876_TCMPB1H     0x8D
#define RA8876_TCNTB1L     0x8E
#define RA8876_TCNTB1F     0x8F

#define RA8876_BTE_CTRL0   0x90
#define RA8876_BTE_ENABLE   1
#define RA8876_PATTERN_FORMAT8X8   0
#define RA8876_PATTERN_FORMAT16X16   1

#define RA8876_BTE_CTRL1  0x91
#define RA8876_BTE_ROP_CODE_0     0   //0 ( Blackness ) 
#define RA8876_BTE_ROP_CODE_1     1   //~S0*~S1 or ~ ( S0+S1 ) 
#define RA8876_BTE_ROP_CODE_2     2   //~S0*S1
#define RA8876_BTE_ROP_CODE_3     3   //~S0
#define RA8876_BTE_ROP_CODE_4     4   //S0*~S1
#define RA8876_BTE_ROP_CODE_5     5   //~S1
#define RA8876_BTE_ROP_CODE_6     6   //S0^S1
#define RA8876_BTE_ROP_CODE_7     7   //~S0+~S1 or ~ ( S0*S1 ) 
#define RA8876_BTE_ROP_CODE_8     8   //S0*S1
#define RA8876_BTE_ROP_CODE_9     9   //~ ( S0^S1 ) 
#define RA8876_BTE_ROP_CODE_10    10  //S1
#define RA8876_BTE_ROP_CODE_11    11  //~S0+S1
#define RA8876_BTE_ROP_CODE_12    12  //S0
#define RA8876_BTE_ROP_CODE_13    13  //S0+~S1
#define RA8876_BTE_ROP_CODE_14    14  //S0+S1
#define RA8876_BTE_ROP_CODE_15    15  //1 ( Whiteness ) 
#define RA8876_BTE_ROP_BUS_WIDTH8  7
#define RA8876_BTE_ROP_BUS_WIDTH16  15

#define RA8876_BTE_MPU_WRITE_WITH_ROP    0  
#define RA8876_BTE_MEMORY_COPY_WITH_ROP   2
#define RA8876_BTE_MPU_WRITE_WITH_CHROMA   4
#define RA8876_BTE_MEMORY_COPY_WITH_CHROMA  5
#define RA8876_BTE_PATTERN_FILL_WITH_ROP  6
#define RA8876_BTE_PATTERN_FILL_WITH_CHROMA  7
#define RA8876_BTE_MPU_WRITE_COLOR_EXPANSION   8
#define RA8876_BTE_MPU_WRITE_COLOR_EXPANSION_WITH_CHROMA   9
#define RA8876_BTE_MEMORY_COPY_WITH_OPACITY  10
#define RA8876_BTE_MPU_WRITE_WITH_OPACITY  11
#define RA8876_BTE_SOLID_FILL  12
#define RA8876_BTE_MEMORY_COPY_WITH_COLOR_EXPANSION  14
#define RA8876_BTE_MEMORY_COPY_WITH_COLOR_EXPANSION_CHROMA  15

#define RA8876_BTE_COLR  0x92
#define RA8876_S0_COLOR_DEPTH_8BPP  0
#define RA8876_S0_COLOR_DEPTH_16BPP  1
#define RA8876_S0_COLOR_DEPTH_24BPP   2
#define RA8876_S1_COLOR_DEPTH_8BPP  0
#define RA8876_S1_COLOR_DEPTH_16BPP  1
#define RA8876_S1_COLOR_DEPTH_24BPP  2
#define RA8876_S1_CONSTANT_COLOR   3
#define RA8876_S1_8BIT_PIXEL_ALPHA_BLENDING  4
#define RA8876_S1_16BIT_PIXEL_ALPHA_BLENDING  5
#define RA8876_DESTINATION_COLOR_DEPTH_8BPP  0
#define RA8876_DESTINATION_COLOR_DEPTH_16BPP  1
#define RA8876_DESTINATION_COLOR_DEPTH_24BPP  2

#define RA8876_S0_STR0   0x93
#define RA8876_S0_STR1   0x94
#define RA8876_S0_STR2   0x95
#define RA8876_S0_STR3   0x96
#define RA8876_S0_WTH0   0x97
#define RA8876_S0_WTH1   0x98
#define RA8876_S0_X0     0x99
#define RA8876_S0_X1     0x9A
#define RA8876_S0_Y0     0x9B
#define RA8876_S0_Y1     0x9C
#define RA8876_S1_STR0   0x9D
#define RA8876_S1_STR1   0x9E
#define RA8876_S1_STR2   0x9F
#define RA8876_S1_RED    0x9D
#define RA8876_S1_GREEN  0x9E
#define RA8876_S1_BLUE   0x9F
#define RA8876_S1_STR3   0xA0
#define RA8876_S1_WTH0   0xA1
#define RA8876_S1_WTH1   0xA2

#define RA8876_S1_X0   0xA3
#define RA8876_S1_X1   0xA4
#define RA8876_S1_Y0   0xA5
#define RA8876_S1_Y1   0xA6
#define RA8876_DT_STR0  0xA7
#define RA8876_DT_STR1   0xA8
#define RA8876_DT_STR2   0xA9
#define RA8876_DT_STR3   0xAA
#define RA8876_DT_WTH0   0xAB
#define RA8876_DT_WTH1   0xAC
#define RA8876_DT_X0     0xAD
#define RA8876_DT_X1     0xAE
#define RA8876_DT_Y0     0xAF
#define RA8876_DT_Y1     0xB0
#define RA8876_BTE_WTH0  0xB1
#define RA8876_BTE_WTH1  0xB2
#define RA8876_BTE_HIG0  0xB3
#define RA8876_BTE_HIG1  0xB4
#define RA8876_APB_CTRL  0xB5

#define RA8876_DMA_CTRL  0xB6
#define RA8876_DMA_START  1
#define RA8876_SFL_CTRL  0xB7
#define RA8876_SERIAL_FLASH_SELECT0    0
#define RA8876_SERIAL_FLASH_SELECT1    1
#define RA8876_SERIAL_FLASH_FONT_MODE  0
#define RA8876_SERIAL_FLASH_DMA_MODE   1
#define RA8876_SERIAL_FLASH_ADDR_24BIT  0
#define RA8876_SERIAL_FLASH_ADDR_32BIT  1
#define RA8876_STANDARD_SPI_MODE  0
#define RA8876_FOLLOW_RA8876_MODE  1
#define RA8876_SPI_NORMAL_READ   0   //COMMAND 03h
#define RA8876_SPI_FAST_READ_8DUMMY   4   //COMMAND 0Bh
#define RA8876_SPI_FAST_READ_16DUMMY  8   //COMMAND 1Bh
#define RA8876_SPI_DUAL_READ_8DUMMY   2   //COMMAND 3Bh
#define RA8876_2XIO_READ_MODE_4DUMMY  3   //COMMAND BBh

#define RA8876_SPIDR  0xB8
#define RA8876_SPIMCR2   0xB9
#define RA8876_SPIM_INT_DISABLE   0
#define RA8876_SPIM_INT_ENABLE    1
#define RA8876_SPIM_NSS_SELECT_0  0
#define RA8876_SPIM_NSS_SELECT_1  1
#define RA8876_SPIM_NSS_INACTIVE  0  //nSS port will goes high
#define RA8876_SPIM_NSS_ACTIVE    1  //nSS port will goes low
#define RA8876_SPIM_OVFIRQMSK_UNMASK  0
#define RA8876_SPIM_OVFIRQMSK_MASK    1 
#define RA8876_SPIM_EMTIRQMSK_UNMASK  0
#define RA8876_SPIM_EMTIRQMSK_MASK    1
#define RA8876_SPIM_MODE0   0
#define RA8876_SPIM_MODE1   1
#define RA8876_SPIM_MODE2   2
#define RA8876_SPIM_MODE3   3

#define RA8876_SPIMSR  0xBA

#define RA8876_SPI_DIVSOR 0xBB
#define RA8876_SPI_DIV2   0
#define RA8876_SPI_DIV4   1
#define RA8876_SPI_DIV6   2
#define RA8876_SPI_DIV8   3
#define RA8876_SPI_DIV10  4

#define RA8876_DMA_SSTR0  0xBC
#define RA8876_DMA_SSTR1  0xBD
#define RA8876_DMA_SSTR2  0xBE
#define RA8876_DMA_SSTR3  0xBF

#define RA8876_DMA_DX0  0xC0
#define RA8876_DMA_DX1  0xC1
#define RA8876_DMA_DY0  0xC2
#define RA8876_DMA_DY1  0xC3

#define RA8876_DMAW_WTH0   0xC6
#define RA8876_DMAW_WTH1   0xC7
#define RA8876_DMAW_HIGH0  0xC8
#define RA8876_DMAW_HIGH1  0xC9
#define RA8876_DMA_SWTH0   0xCA
#define RA8876_DMA_SWTH1   0xCB

#define RA8876_CCR0   0xCC
#define RA8876_SELECT_INTERNAL_CGROM  0
#define RA8876_SELECT_EXTERNAL_CGROM  1  //Genitop serial flash
#define RA8876_SELECT_USER_DEFINED    2
#define RA8876_CHAR_HEIGHT_16  0
#define RA8876_CHAR_HEIGHT_24  1
#define RA8876_CHAR_HEIGHT_32  2
#define RA8876_SELECT_8859_1   0
#define RA8876_SELECT_8859_2   1
#define RA8876_SELECT_8859_4   2
#define RA8876_SELECT_8859_5   3

#define RA8876_CCR1   0xCD
#define RA8876_TEXT_FULL_ALIGN_DISABLE   0
#define RA8876_TEXT_FULL_ALIGN_ENABLE    1
#define RA8876_TEXT_CHROMA_KEY_DISABLE   0
#define RA8876_TEXT_CHROMA_KEY_ENABLE    1
#define RA8876_TEXT_NO_ROTATION  0
#define RA8876_TEXT_ROTATION     1  
#define RA8876_TEXT_WIDTH_ENLARGEMENT_X1  0
#define RA8876_TEXT_WIDTH_ENLARGEMENT_X2  1
#define RA8876_TEXT_WIDTH_ENLARGEMENT_X3  2
#define RA8876_TEXT_WIDTH_ENLARGEMENT_X4  3
#define RA8876_TEXT_HEIGHT_ENLARGEMENT_X1  0
#define RA8876_TEXT_HEIGHT_ENLARGEMENT_X2  1
#define RA8876_TEXT_HEIGHT_ENLARGEMENT_X3  2
#define RA8876_TEXT_HEIGHT_ENLARGEMENT_X4  3

#define RA8876_GTFNT_SEL   0xCE
#define RA8876_GT21L16T1W   0
#define RA8876_GT30L16U2W   1
#define RA8876_GT30L24T3Y   2
#define RA8876_GT30L24M1Z   3
#define RA8876_GT30L32S4W   4
#define RA8876_GT20L24F6Y   5
#define RA8876_GT21L24S1W   6

#define RA8876_GTFNT_CR   0xCF
#define RA8876_GB2312             0
#define RA8876_GB12345_GB18030    1
#define RA8876_BIG5               2
#define RA8876_ASCII              4
#define RA8876_UNICODE            3
#define RA8876_UNI_JAPANESE       5
#define RA8876_JIS0208            6
#define RA8876_LATIN_GREEK_CYRILLIC_ARABIC_THAI_HEBREW   7
#define RA8876_ISO_8859_1_AND_ASCII   17
#define RA8876_ISO_8859_2_AND_ASCII   18
#define RA8876_ISO_8859_3_AND_ASCII   19
#define RA8876_ISO_8859_4_AND_ASCII   20
#define RA8876_ISO_8859_5_AND_ASCII   21
#define RA8876_ISO_8859_7_AND_ASCII   22
#define RA8876_ISO_8859_8_AND_ASCII   23
#define RA8876_ISO_8859_9_AND_ASCII   24
#define RA8876_ISO_8859_10_AND_ASCII  25
#define RA8876_ISO_8859_11_AND_ASCII  26
#define RA8876_ISO_8859_13_AND_ASCII  27
#define RA8876_ISO_8859_14_AND_ASCII  28
#define RA8876_ISO_8859_15_AND_ASCII  29
#define RA8876_ISO_8859_16_AND_ASCII  30
#define RA8876_GT_FIXED_WIDTH  0
#define RA8876_GT_VARIABLE_WIDTH_ARIAL  1
#define RA8876_GT_VARIABLE_FIXED_WIDTH_ROMAN  2
#define RA8876_GT_BOLD  3

#define RA8876_FLDR     0xD0
#define RA8876_F2FSSR   0xD1
#define RA8876_FGCR     0xD2
#define RA8876_FGCG     0xD3
#define RA8876_FGCB     0xD4
#define RA8876_BGCR     0xD5
#define RA8876_BGCG     0xD6
#define RA8876_BGCB     0xD7

#define RA8876_CGRAM_STR0   0xDB
#define RA8876_CGRAM_STR1   0xDC
#define RA8876_CGRAM_STR2   0xDD
#define RA8876_CGRAM_STR3   0xDE

#define RA8876_PMU   0xDF
#define RA8876_POWER_NORMAL_STATE  0x00
#define RA8876_WAKE_UP       0x00
#define RA8876_STANDBY_MODE  0x81
#define RA8876_SUSPEND_MODE  0x82
#define RA8876_SLEEP_MODE    0x83

#define RA8876_SDRAR   0xE0
#define RA8876_SDRAM_POWER_DOWN   0
#define RA8876_SDRAM_SELF_REFRESH   1
#define RA8876_SDRAM_SDR   0
#define RA8876_SDRAM_MOBILE   1
#define RA8876_SDRAM_2BANKS   0
#define RA8876_SDRAM_4BANKS   1
#define RA8876_SDRAM_ROW_ADDR_2K  0 
#define RA8876_SDRAM_ROW_ADDR_4K  1
#define RA8876_SDRAM_ROW_ADDR_8K  2
#define RA8876_SDRAM_COLUMN_256  0
#define RA8876_SDRAM_COLUMN_512  1
#define RA8876_SDRAM_COLUMN_1024  2
#define RA8876_SDRAM_COLUMN_2048  3
#define RA8876_SDRAM_COLUMN_4096  4

#define RA8876_SDRMD   0xE1
#define RA8876_SDRAM_FULL_ARRAY   0
#define RA8876_SDRAM_HALF_ARRAY   1
#define RA8876_SDRAM_QUARTER_ARRAY   2
#define RA8876_SDRAM_ONE_EIGHTH_ARRAY   5
#define RA8876_SDRAM_ONE_SIXTEENTH_ARRAY   6
#define RA8876_SDRAM_FULL_STRENGTH_DRIVER   0
#define RA8876_SDRAM_HALF_STRENGTH_DRIVER   1
#define RA8876_SDRAM_QUARTER_STRENGTH_DRIVER   2
#define RA8876_SDRAM_ONE_EIGHT_STRENGTH_DRIVER  3
#define RA8876_SDRAM_CAS_LATENCY_2   2
#define RA8876_SDRAM_CAS_LATENCY_3   3

#define RA8876_SDR_REF_ITVL0   0xE2
#define RA8876_SDR_REF_ITVL1    0xE3

#define RA8876_SDRCR   0xE4
#define RA8876_SDRAM_BREAK_LEN_256   0
#define RA8876_SDRAM_BREAK_LEN_128   1
#define RA8876_SDRAM_BREAK_LEN_64    2
#define RA8876_SDRAM_BREAK_LEN_32    3
#define RA8876_SDRAM_BUS_WIDTH_16    0
#define RA8876_SDRAM_BUS_WIDTH_32    1
#define RA8876_SDRAM_XMCKE_DISABLE   0
#define RA8876_SDRAM_XMCKE_ENABLE    1
#define RA8876_SDRAM_DISABLE_WARNING  0
#define RA8876_SDRAM_ENABLE_WARNING   1
#define RA8876_SDRAM_TIMING_PARA_DISABLE   0
#define RA8876_SDRAM_TIMING_PARA_ENABLE   1
#define RA8876_SDRAM_ENTER_POWER_SAVING   1 //0 to 1 transition will enter power saving mode
#define RA8876_SDRAM_EXIT_POWER_SAVING   0  //1 to 0 transition will exit power saving mode
#define RA8876_SDRAM_INITIALIZE   1  // An 0 to 1 transition will execute SDRAM initialization procedure.
#define RA8876_SDRAM_PARAMETER1   0xE0
#define RA8876_SDRAM_PARAMETER2   0xE1
#define RA8876_SDRAM_PARAMETER3   0xE2
#define RA8876_SDRAM_PARAMETER4   0xE3

#define RA8876_I2CMCPR0   0xE5
#define RA8876_I2CMCPR1   0xE6
#define RA8876_I2CMTXR   0xE7
#define RA8876_I2CMRXR   0xE8
#define RA8876_I2CMCMDR   0xE9
#define RA8876_I2CMSTUR   0xEA

#define RA8876_GPIOAD   0xF0
#define RA8876_GPIOA    0xF1
#define RA8876_GPIOB    0xF2
#define RA8876_GPIOCD   0xF3
#define RA8876_GPIOC    0xF4
#define RA8876_GPIODD   0xF5
#define RA8876_GPIOD    0xF6
#define RA8876_GPIOED   0xF7
#define RA8876_GPIOE    0xF8
#define RA8876_GPIOFD   0xF9
#define RA8876_GPIOF    0xFA

#define RA8876_KSCR1    0xFB
#define RA8876_KSCR2    0xFC
#define RA8876_KSDR0    0xFD
#define RA8876_KSDR1    0xFE
#define RA8876_KSDR2    0xFF

#endif


