implications:0.0260145706096
gate:0.0201271593827
circuit:0.0144084648101
observability:0.0112410520407
gates:0.0108082587652
inverter:0.0106591112867
redundancy:0.0101834440456
implication:0.0101678450415
dissipation:0.0100864913887
circuits:0.00960930634201
delay:0.00953011392886
removal:0.00845799394945
assertion:0.00719548468957
obs:0.00685454421131
power:0.00662990674924
bahar:0.00656848163119
logic:0.00654412367018
sat:0.00634401514163
fanout:0.00611938027506
g6:0.00601947390169
imp:0.00592506506532
kunz:0.00591163346807
g4:0.00563345567639
indirect:0.00556551393664
g9:0.00542319120615
impsatdirect:0.00542319120615
satisfiability:0.00533037292572
resizing:0.00496208867211
combinational:0.00461911042831
symbolic:0.00429704049016
logic implications:0.0178322717105
t sat:0.0144356485275
redundancy addition:0.0138952236147
power dissipation:0.0133180290269
the circuit:0.0125146451637
and removal:0.0120402381515
delay tolerance:0.0108475449399
low power:0.0103234792319
power optimization:0.0100598770269
implications are:0.00985377847277
redundancy removal:0.00950725826266
implications delta:0.0093407137531
observability implications:0.00929789566276
t obs:0.00852307102419
satisfiability implications:0.00849155795736
mapped for:0.00849155795736
addition and:0.00804948728763
indirect implications:0.00774824638563
assertion gate:0.00764240216162
in power:0.00742334135036
assertion a:0.00731327558666
on symbolic:0.00700310014244
mapped circuits:0.00679324636589
kunz and:0.00679324636589
switching activity:0.00670030373356
symbolic computation:0.0066240404608
optimization based:0.00662213098332
of logic:0.00608940695146
circuits mapped:0.00594409057015
power delay:0.00585062046933
redundancy addition and:0.014723246187
addition and removal:0.014723246187
of logic implications:0.013390839573
computation of logic:0.0124981169348
symbolic computation of:0.0114575505937
on symbolic computation:0.0107126716584
logic implications delta:0.00981994902018
power optimization based:0.00981994902018
based on symbolic:0.00839369907905
optimization based on:0.00736604439642
circuits mapped for:0.00624905846739
kunz and menon:0.00624905846739
for low power:0.00597112229115
the original circuit:0.0059523550692
reducing power dissipation:0.00535633582919
area delay power:0.00535633582919
delay and area:0.00491037882586
output of gate:0.0044642663019
power delay and:0.00446361319099
e g6 g4:0.00446361319099
mapped for area:0.00446361319099
and menon 1994:0.00446361319099
in power delay:0.00446361319099
to the circuit:0.00444798657644
the circuit in:0.00444798657644
in the circuit:0.004310062045
at the technology:0.00409198235489
bahar et al:0.00409198235489
delay and power:0.00360049560244
e t lampe:0.00357089055279
